US20010011773A1 - Electronic package utilizing protective coating - Google Patents
Electronic package utilizing protective coating Download PDFInfo
- Publication number
- US20010011773A1 US20010011773A1 US09/276,596 US27659699A US2001011773A1 US 20010011773 A1 US20010011773 A1 US 20010011773A1 US 27659699 A US27659699 A US 27659699A US 2001011773 A1 US2001011773 A1 US 2001011773A1
- Authority
- US
- United States
- Prior art keywords
- electronic package
- conductors
- substrate
- protective covering
- comprised
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000011253 protective coating Substances 0.000 title description 5
- 239000004020 conductor Substances 0.000 claims abstract description 97
- 239000000758 substrate Substances 0.000 claims abstract description 96
- 230000001681 protective effect Effects 0.000 claims abstract description 69
- 238000000034 method Methods 0.000 claims abstract description 63
- 239000004065 semiconductor Substances 0.000 claims abstract description 32
- 239000004809 Teflon Substances 0.000 claims abstract description 20
- 229920006362 Teflon® Polymers 0.000 claims abstract description 20
- BFKJFAAPBSQJPD-UHFFFAOYSA-N tetrafluoroethene Chemical compound FC(F)=C(F)F BFKJFAAPBSQJPD-UHFFFAOYSA-N 0.000 claims abstract description 20
- 238000005507 spraying Methods 0.000 claims abstract description 7
- 230000001680 brushing effect Effects 0.000 claims abstract description 6
- 229910000679 solder Inorganic materials 0.000 claims description 42
- 239000000463 material Substances 0.000 claims description 27
- 230000008878 coupling Effects 0.000 claims description 20
- 238000010168 coupling process Methods 0.000 claims description 20
- 238000005859 coupling reaction Methods 0.000 claims description 20
- LQBJWKCYZGMFEV-UHFFFAOYSA-N lead tin Chemical compound [Sn].[Pb] LQBJWKCYZGMFEV-UHFFFAOYSA-N 0.000 claims description 8
- 229920002120 photoresistant polymer Polymers 0.000 claims description 8
- 230000007246 mechanism Effects 0.000 claims description 7
- 230000008018 melting Effects 0.000 claims description 7
- 238000002844 melting Methods 0.000 claims description 7
- 238000010438 heat treatment Methods 0.000 claims description 6
- 230000002209 hydrophobic effect Effects 0.000 claims description 6
- 229920001187 thermosetting polymer Polymers 0.000 claims description 6
- 230000000994 depressogenic effect Effects 0.000 claims description 5
- 229920000052 poly(p-xylylene) Polymers 0.000 claims description 5
- 229920000642 polymer Polymers 0.000 claims description 5
- 230000004888 barrier function Effects 0.000 claims description 4
- 230000000873 masking effect Effects 0.000 claims description 4
- 238000007605 air drying Methods 0.000 claims description 3
- 125000000391 vinyl group Chemical group [H]C([*])=C([H])[H] 0.000 claims description 2
- 229920002554 vinyl polymer Polymers 0.000 claims description 2
- 229910010293 ceramic material Inorganic materials 0.000 claims 2
- 238000007740 vapor deposition Methods 0.000 claims 2
- 230000000881 depressing effect Effects 0.000 claims 1
- 238000000576 coating method Methods 0.000 abstract description 11
- 238000007654 immersion Methods 0.000 abstract description 9
- 238000005229 chemical vapour deposition Methods 0.000 abstract description 6
- 239000011521 glass Substances 0.000 description 11
- 230000008569 process Effects 0.000 description 9
- 239000008393 encapsulating agent Substances 0.000 description 8
- 239000011248 coating agent Substances 0.000 description 7
- 229920005989 resin Polymers 0.000 description 6
- 239000011347 resin Substances 0.000 description 6
- 239000002904 solvent Substances 0.000 description 5
- 238000012545 processing Methods 0.000 description 4
- 239000004593 Epoxy Substances 0.000 description 3
- 230000002500 effect on skin Effects 0.000 description 3
- 238000004100 electronic packaging Methods 0.000 description 3
- 230000009477 glass transition Effects 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 239000007787 solid Substances 0.000 description 3
- 239000004642 Polyimide Substances 0.000 description 2
- 230000007797 corrosion Effects 0.000 description 2
- 238000005260 corrosion Methods 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000001035 drying Methods 0.000 description 2
- 238000005538 encapsulation Methods 0.000 description 2
- 239000010408 film Substances 0.000 description 2
- NBVXSUQYWXRMNV-UHFFFAOYSA-N fluoromethane Chemical compound FC NBVXSUQYWXRMNV-UHFFFAOYSA-N 0.000 description 2
- 229920002313 fluoropolymer Polymers 0.000 description 2
- 239000004811 fluoropolymer Substances 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 229920000647 polyepoxide Polymers 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 230000035945 sensitivity Effects 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- VRBFTYUMFJWSJY-UHFFFAOYSA-N 28804-46-8 Chemical compound ClC1CC(C=C2)=CC=C2C(Cl)CC2=CC=C1C=C2 VRBFTYUMFJWSJY-UHFFFAOYSA-N 0.000 description 1
- YSYRISKCBOPJRG-UHFFFAOYSA-N 4,5-difluoro-2,2-bis(trifluoromethyl)-1,3-dioxole Chemical compound FC1=C(F)OC(C(F)(F)F)(C(F)(F)F)O1 YSYRISKCBOPJRG-UHFFFAOYSA-N 0.000 description 1
- 229910000978 Pb alloy Inorganic materials 0.000 description 1
- 229910001128 Sn alloy Inorganic materials 0.000 description 1
- 238000010521 absorption reaction Methods 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 238000013019 agitation Methods 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 239000003054 catalyst Substances 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000032798 delamination Effects 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 125000003700 epoxy group Chemical group 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 150000002170 ethers Chemical class 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 239000011152 fibreglass Substances 0.000 description 1
- 239000007888 film coating Substances 0.000 description 1
- 238000009501 film coating Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 230000005484 gravity Effects 0.000 description 1
- -1 if so applied Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 238000000608 laser ablation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 230000002787 reinforcement Effects 0.000 description 1
- 238000012216 screening Methods 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 239000005394 sealing glass Substances 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000000725 suspension Substances 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000012876 topography Methods 0.000 description 1
- 230000004580 weight loss Effects 0.000 description 1
- CHJMFFKHPHCQIJ-UHFFFAOYSA-L zinc;octanoate Chemical compound [Zn+2].CCCCCCCC([O-])=O.CCCCCCCC([O-])=O CHJMFFKHPHCQIJ-UHFFFAOYSA-L 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Definitions
- This invention relates to a protective covering for an electronic package and, more particularly, to a dielectric protective covering for an electronic package comprising a semiconductor chip, a substrate, and conductors which may be used within an information handling system (computer).
- a protective covering for an electronic package and, more particularly, to a dielectric protective covering for an electronic package comprising a semiconductor chip, a substrate, and conductors which may be used within an information handling system (computer).
- U.S. Pat. No. 5,474,957 to Urushima shows a process for building/assembling a chip onto a flexible film member.
- the assembly process involves using a piece of resin, to encapsulate the wire bond leads and act to hold the chip to the film. While the purpose of this resin is in part to prevent corrosion/oxidation, and to mechanically protect the wire bond leads, it is used in an entirely different location and with a completely different purpose than the present invention.
- U.S. Pat. No. 5,474,957 describes the use of a wire bond encapsulant which is applied only to the wire bond area.
- the present invention involves using a protective coating over substantially the entire assembled package including, chip, wires (if used), or solder joints and the chip carrier.
- U.S. Pat. No. 5,436,203 to Lin covers the concept of building an EMI shielded chip carrier package by shielding the chip and wire bonds.
- the bottom is shielded with a buried power plane or reference plane, and the top is shielded with a conductive encapsulate.
- the two shielding layers are electrically connected via plated thru holes.
- U.S. Pat. No. 5,496,775 to Brooks discloses using stacked and bonded metal balls as the electrical connection points.
- the chip is enclosed in an encapsulation material.
- the primary function of the encapsulant material appears to be to provide mechanical support for the chip and ball towers.
- the encapsulation is performed in two steps. First, a layer of encapsulant is formed within a mold or cavity. Next, the ball stacked chip is placed in the cavity and additional encapsulant is flooded into the mold and around the stacked ball towers. These two encapsulant layers form part of the chip package.
- the primary subject covered by Brooks appears to be the concept of using stacked metal balls as electrical leads, with the primary purpose of the encapsulant layer being to support and strengthen these leads.
- U.S. Pat. No. 4,351,101 to Young shows a method of making connection to CCD (charged coupled device) chips.
- the method describes how metal pads are allowed to sink through a layer of uncured epoxy, via gravity, as an improvement over the previous method which involved hours of lapping (mechanical sanding).
- U.S. Pat. No. 2,720,617 to Sardella covers a method of making a two-part case for early transistor packages, (circa 1955).
- the case consists of two pieces of TEFLON, (or other fluorocarbons), which are mechanically machined to form a hollow tube and a plug, both threaded.
- TEFLON is a trademark of E. I. du Pont de Nemours and Co., Inc.
- the transistor is placed into the tube, the tube is filled with epoxy encapsulant and the plug is screwed into the tube.
- the transistors are covered for improved resistance to vibration, moisture and mechanical damage.
- the glasses used in electronic packaging of semiconductor and other electronic devices may successfully provide hermetic packaging; however, such glasses may create problems.
- Conventional sealing glasses are usually brittle and glass sealed semiconductor packages require special care in handling both during and subsequent to processing. This is necessary to avoid fracture of the glass and resulting loss of package hermeticity.
- the methods of applying the glass to the components to be sealed are also generally somewhat tedious and costly.
- One known method of applying the glass is to mix finely powdered glass with a suitable vehicle. The mixture is then silk screened in place upon the components. Next, the glass applied component is fired to coalesce the individual glass particles into a continuous glass coating in the areas previously silk screened. At the same time, any residue from the vehicle used during silk screening is driven off.
- the present invention comprises a product (electronic package) and a method for making said product, that contains a semiconductor chip wherein substantially the entire electronic package is encapsulated with a solution which forms a protective coating sufficient to protect the electronic package from exposure to moisture and other adverse environmental conditions.
- a method of providing a protective covering on an electronic package including a substrate, a semiconductor chip positioned and electrically coupled to the substrate, and a plurality of conductors on the substrate for electrically connecting the substrate to an external substrate.
- the method comprises covering substantially all of the external surfaces of the substrate, the semiconductor chip and a portion of the plurality of conductors with a protective covering.
- a method of providing a protective covering on an electronic package including a substrate, a semiconductor chip positioned on and electrically coupled to the substrate, and a plurality of conductors on the substrate for electrically coupling the substrate to an external substrate.
- substantially all of the external surfaces of the substrate, the semiconductor chip and the plurality of conductors are initially covered with the protective covering. Thereafter, a portion of the covering is removed from a portion of the external surfaces of the plurality of conductors.
- an electronic package comprising a first substrate, a semiconductor chip positioned on a first surface of the first substrate and electrically coupled to the substrate, a plurality of conductors located on a second surface of the first substrate for electrically coupling the first substrate to an external substrate, and a dielectric protective covering, substantially covering all of the external surfaces of the electronic package, except for a portion of the plurality of conductors.
- an electronic package comprising a substrate having first and second surfaces, a semiconductor chip positioned on the first surface of the substrate and electrically coupled to the substrate, a plurality of conductors located on the second surface of the substrate for electrically coupling the substrate to an external substrate, and a dielectric protective covering, substantially covering the entire external surfaces of the electronic package.
- FIGS. 1, 1A, and 1 B show an immersion of an electronic package into a protective covering solution using tape as a suspending mechanism, according to one embodiment of the invention.
- FIG. 1A represents an alternative embodiment of the process wherein the tape acts both as a suspending mechanism and as a cover layer.
- FIG. 1B shows an enlarged view of a portion of FIG. 1.
- FIGS. 2 and 2A show an immersion of an electronic package into a protective covering solution using a vacuum fixture on a portion of the conductors, according to another embodiment is of the invention.
- FIG. 2A shows an enlarged view of a portion of FIG. 2.
- FIGS. 3 and 3A show an immersion of an electronic package into a protective covering solution using a cover layer on a portion of the conductors, according to another embodiment of the invention.
- FIG. 3A shows an enlarged view of a portion of FIG. 3.
- FIGS. 4 and 4A show substantially all of an electronic package covered with a protective covering except for a portion of the conductors, according to another embodiment of the invention.
- FIG. 4A shows an enlarged view of a portion of FIG. 4.
- FIG. 5 shows substantially all of an electronic package covered with a protective covering except for a portion of the conductors.
- a semiconductor chip is wire bonded to the package's substrate.
- FIGS. 6 and 6A show substantially all of an electronic package covered with a protective covering, according to another embodiment of the invention.
- FIG. 6A shows an enlarged view of a portion of FIG. 6.
- FIG. 7 also shows substantially all of an electronic package covered with a protective covering.
- a semiconductor chip is wire bonded to the package's substrate.
- FIG. 8 shows substantially all of an electronic package covered with a protective covering. Solder ball bonding pads are used instead of solder balls, which allows for later installation of solder balls.
- FIG. 9 shows substantially all of an electronic package covered with a protective covering, except for a plurality of solder ball bonding pads.
- This invention largely solves the moisture sensitivity problem associated with electronic packages (e.g. chip carriers) by covering substantially all of the external surfaces of the electronic package, with the exception of a portion of the conductors that are required for electrically coupling to an external substrate, with an essentially hermetic covering which is highly hydrophobic.
- the assembled carrier is preferably heated which removes substantially all of the moisture therein.
- the protective covering then seals all the surfaces to which it is exposed, forming a barrier which greatly retards future moisture absorption.
- the reduced level of moisture improves product yields and reliability thru the final assembly and testing processes.
- all of the package, including all of the external conductor surfaces, are covered (e.g., to facilitate shipment). In another embodiment, portions of the external conductor surfaces are exposed, thus enabling immediate subsequent processing (e.g., solder reflow).
- Electronic package 1 is immersed in a solution 2 in order to apply a protective covering thereto.
- Electronic package 1 comprises a circuit substrate 3 (e.g., a dielectric structure having one/more internal and/or external conductive planes “P” and one more dielectric layers “D”), semiconductor chip 4 , a plurality of conductors 5 electrically coupling semiconductor chip 4 to substrate 3 , and a plurality of conductors 6 for electrically coupling substrate 3 to an external substrate (e.g., a printed circuit board).
- a circuit substrate 3 e.g., a dielectric structure having one/more internal and/or external conductive planes “P” and one more dielectric layers “D”
- semiconductor chip 4 e.g., a dielectric structure having one/more internal and/or external conductive planes “P” and one more dielectric layers “D”
- semiconductor chip 4 e.g., a plurality of conductors 5 electrically coupling semiconductor chip 4 to substrate 3
- a plurality of conductors 6
- conductors 5 and 6 are preferably solder balls which in turn may be of solder compositions (e.g., 90:10 lead:tin, 63:37 lead:tin, etc.) known in the electronic packaging art. Also, these may be of different sizes (e.g., conductors 5 may be of spherical shape having a first diameter while conductors 6 , also spherical, may be of larger diameters. These may also be of different melting points (e.g., those conductors 6 possessing a relatively lower melting point than those coupling the chip to substrate 3 ).
- a suspending mechanism such as a dielectric tape 7 , is used to engage conductors 6 and to hold electronic package 1 in solution 2 at the desired level.
- Tape 7 can act as a suspending mechanism as shown in FIG. 1, as a cover layer (described below), or as both a suspending mechanism and as a cover layer as shown in FIG. 1A.
- FIG. 1B shows an enlarged portion of electronic package 1 being immersed in solution 2 , using tape 7 as the suspending mechanism.
- Tape 7 is preferably TEFLON with a thickness of 2-4 mils (0.002-0.004 inch). Conductors 6 are preferably depressed partly into tape 7 prior to suspension of electronic package 1 in solution 2 . In this manner, solution 2 is applied to all of the external surfaces of electronic package 1 , except for the portion of conductors 6 suspended above the upper surface of the solution.
- Tape 7 may also act as a cover layer (see below), thereby preventing solution 2 from contacting a predetermined portion of conductors 6 . If conductors 6 are solder balls (e.g., 63:37 lead:tin), then tape 7 could conform to predetermined portions of the outer surfaces of the solder balls, thereby acting as a seal when electronic package 1 is immersed in solution 2 . The solder balls would be depressed into tape 7 , as is seen in FIG. 1A
- solution 2 can be agitated ultrasonically while electronic package 1 is immersed therein.
- a frequency in the kilohertz range(e.g., about 55 KHz) is preferred.
- the device used to provide this may be an ultrasonic bath/cleaner (not shown), of which there are known types in the art.
- Protective covering solution 2 described herein may be any dielectric material that will provide a good hydrophobic barrier for electronic package 1 .
- Some common solution materials include TEFLON and fluorinated thermosets, which can be applied using one or more of the processes defined herein.
- TEFLON AF a product of E. I. du Pont de Nemours & Co. Inc.
- TEFLON AF is a family of amorphous fluoropolymers with glass transition temperatures as high as 300 degrees Celsius based on bis-2,2-trifluoromethyl-4,5-difluoro-1,3-dioxole, and which has unusual properties. The family retains the superior electrical, chemical resistant and thermal properties associated with fluoropolymers. In addition, these polymers have high optical clarity, limited solubility in some commercially available perfluorinated ethers and improved physical properties below the glass transition temperatures.
- TEFLON AF polymers may be either solution cast into clear micron thin films or melt processed into a variety of forms.
- TEFLON AF has a very low dielectric constant (1.89-1.93) which decreases with increasing temperature. It also has a constant volume coefficient of thermal expansion below the glass transition temperatures thereof.
- TEFLON AF also has a high thermal stability (zero weight loss at 260 degrees Celsius). It can be fabricated by spin casting and solution or spray coating from polymer solutions. Using these techniques, it has been possible to obtain clear, substantially pin hole-free film coatings less than one micron thick.
- the protective coating can also be applied by spraying.
- a suitable solvent/resin solution may be sprayed onto the electronic package, dried, and then heat cured (if necessary).
- One particular advantage of using TEFLON AF is that it requires no curing step.
- Chemical vapor deposition is accomplished by processing the electronic package thru a standard four-stage CVD apparatus, known in the art. The actual coating takes place in the deposition chamber(s) at approximately 0.001 Torr pressure and at 25 degrees Celsius (C.). Examples of solutions which can be satisfactorily applied using such deposition include fluorinated parylene and standard parylene-C type coatings. (Parylene is a known dielectric material in the electronic packaging art.)
- TEFLON AF can be air dried at room temperature if it is coated from FC-77 fluorocarbon solvent, a known material. Slightly elevated temperatures, e.g., 100 degrees C. for one hour, can be used to accelerate the drying of TEFLON AF.
- AROCY F-40 with zinc octoate catalyst, should first be dried (typically 20 minutes at 100 degrees C.) and then heated to approximately 280 degrees C. for one hour to achieve full cure. Obviously, prior to heating to this high temperature, any tape should be removed from the electronic package.
- Skin effect occurs when the solution dries at too high a temperature. This causes the outermost portion of the coating to harden before the interior. The outermost layer formed will thus act as a seal before the interior hardens, causing the interior portion of the solution to possibly expand against the sealed (hardened) outer (skin) layer. The result is blistering or voids in the protective covering, thus referred to as skin effect. Significantly, the present process substantially eliminates this occurrence.
- Other curing processes may include air drying and convection heating.
- FIG. 2 electronic package 1 is immersed into solution 2 in order to apply a protective covering thereto.
- vacuum fixture 14 is used to engage a portion of conductors 6 and to provide a substantially solution-proof seal as the electronic package is immersed.
- the solution-proof seal keeps solution 2 from contacting those portions of conductors 6 that are engaged by vacuum fixture 14 .
- solution 2 is applied to all of the external surfaces of electronic package 1 , except for the portion of conductors 6 surrounded (sealed) by vacuum fixture 14 .
- FIG. 2A illustrates this form of securement in greater detail.
- Vacuum fixture 14 typically includes a pliable material 15 , such as rubber or vinyl, to engage and conform to portions of the conductors 6 .
- the vacuum fixture 14 of FIG. 2 is intended to engage the portions of the conductors 6 that are to remain free of protective covering during the application process. This engagement forms a seal from which substantially all of the air is removed by vacuum fixture 14 .
- the vacuum fixture 14 may also be used when applying any of the solutions to electronic package 1 using one or more of the other various methods disclosed herein. These may include immersion of electronic package 1 into solution 2 with ultrasonic agitation of solution 2 , spraying solution 2 onto electronic package 1 , brushing solution 2 onto electronic package 1 , and chemical vapor deposition of fluorinated parylenes. If the package is to be immersed more than once in the solution, then vacuum figure 14 should remain in place during all such applications.
- FIG. 3 is an enlarged view of package 1 being immersed, illustrating the proper positioning of layer 21 in greater detail.
- Cover layer 21 is preferably applied using a masking operation.
- acceptable materials for cover layer 21 include wax, conformal tape (where conductors 6 are depressed into the conformal tape), and photoresist.
- the portions of conductors to be used for electrically coupling substrate 3 to an external substrate are those areas protected by cover layer 21 during the application of solution 2 .
- approximately fifty percent of the external surface area of each conductor preferably a solder ball was covered (sealed).
- Cover layer 21 may also be applied using one or more of the various disclosed methods cited hereinabove.
- cover layer 21 should remain in place for all solution immersions.
- package 1 was immersed four times, resulting in a satisfactory protective covering thickness of about 0.001 inch.
- electronic package assembly 22 is shown with protective covering 23 applied to substantially all of the external surfaces of electronic package 22 , except for a portion of the plurality of conductors 6 .
- This resulting structure is, understandably, attainable using any of the processes illustrated in FIGS. 1 - 3 A and described in detail hereinabove.
- electronic package assembly 22 can now be assembled (soldered) onto a printed circuit board PCB, using known solder reflow processing.
- the printed circuit board can then be assembled into an information handling system (e.g., computer) to form a part thereof.
- FIG. 4A shows a portion of FIG. 4 in an enlarged view.
- the electronic package assembly 29 is shown with a protective covering 23 applied to substantially all of the external surfaces of the electronic package, again except for a portion of the conductors 6 .
- the semiconductor chip 4 is wire-bonded (using wiring 9 ) to the substrate 3 , after having been positioned within a recess 30 in substrate 3 . It is understood that these wires 9 electrically couple chip contact sites (not shown) to corresponding conductive pads (also not shown) of the circuitry on the substrate's upper surface. As seen in FIG. 1, for example, these pads are then coupled (e.g., using plated through holes) to corresponding pads on the substrate's lower surface having the conductors 6 thereon.
- FIG. 6 shows a portion of FIG. 6 in an enlarged view.
- Chip 4 in FIG. 6 is electrically coupled to substrate 3 with conductive solder elements 5 .
- Such a complete covering is attained by totally immersing the package into solution without protecting selected portions of conductors 6 , as occurred in FIGS. 1 - 3 A.
- a suitable holder can be used for this.
- the electronic package assembly 30 is shown with a protective covering 23 applied to substantially all of the external surfaces of the electronic package 30 , again including all surfaces of conductors 6 .
- the semiconductor chip 4 is wire-bonded to the substrate using wiring (e.g., gold) 9 .
- protective covering 23 is applied to all of the external surfaces of the package by any of the methods described above,(e.g., such as immersing electronic package 1 without cover layer 21 in solution 2 ). Thereafter, selected portions of the protective covering 23 can be removed from at least those portions of the plurality of conductors 6 that are required to electrically couple the substrate with an external substrate. In the meantime, shipping and other handling of the fully protected package assembly is readily possible.
- a photoresist may be used to remove selected portions of the protective covering.
- the photoresist may be applied to all portions of the protective covering 23 , except to those selected portions that are to be removed.
- a fluorocarbon solvent such as the aforementioned FC- 77 solvent, may be applied to wash away those portions of covering 23 not protected by the photoresist. Thereafter, the photoresist may or may not be removed from the protective covering 23 before eventual product utilization.
- a liquid or electro-deposited photoresist is preferably used, providing a conformal-type covering on the underlying coating located over balls 6 . Exposure to colluminated light will then image the photoresist, following which imaged portions may be removed.
- solder balls 6 need not be applied to the package's substrate before applying the protective covering.
- the electronic package is entirely coated with solution and cured.
- the protective covering is then selectively removed (as described above) so as to expose underlying bonding pads “P” (see also FIGS. 1 and 1A) for subsequent solder ball 6 positioning thereon and coupling thereto.
- the surrounding coating thus facilitates such ball placement by proving a “template” over the exposed pads. The result is seen in FIG. 9.
- a mask may be positioned over the solder balls or solder ball bonding pads and the unwanted dielectric removed by exposure to a liquid or air-carried abrasive stream aimed through the mask's holes. Laser ablation may be used to remove the unwanted portions of protective covering 23 .
- Solder balls 6 may also be bonded using one or more known soldering techniques. For example, the solder balls may be reflowed while located atop the conductors “P”.
- the substrates 3 as mentioned above are typically made from known materials such as epoxy resin reinforced with fiberglass (also known as “FR4” in the packaging industry), TEFLON, and ceramic.
- the conductors 5 and 6 are preferably of known solder conducting material, the most preferred being those comprised of lead and tin alloys.
- the conductors 5 that electrically couple the semiconductor chip 4 to the substrate 3 may be of a higher melting point solder material than the conductors 6 used to electrically couple substrate 3 to an external substrate. This is an important feature because, by controlling the reflow temperatures, it allows the solder conductors 6 to reflow when connecting to an external substrate, while at the same time the conductors 5 will be stable, thus keeping intact the required precise electrical coupling between the semiconductor chip 4 and the substrate 3 .
- the conductors 5 that electrically couple the semiconductor chip 4 to the substrate 3 can be of the aforementioned 90:10 lead-tin solder which has a melting temperature of approximately 310 degrees C.
- the conductors 6 used to electrically couple the substrate 3 to an external substrate can be the aforementioned 63:37 lead-tin, which has a lower melting temperature of approximately 180 degrees C.
- the conductors 5 that electrically couple the semiconductor chip 4 to the substrate 3 could also be wires 9 as shown in FIG. 5 and FIG. 7. It is further possible to couple leads from substrate 3 (e.g., projecting cantilever leads such as those from a “flexible” substrate made from a dielectric (e.g., polyimide) thin layer having at least one thin layer of circuitry thereon, of which such projecting leads may form a part) to the chip using known thermocompression (application of heat and pressure) bonding.
- substrate 3 e.g., projecting cantilever leads such as those from a “flexible” substrate made from a dielectric (e.g., polyimide) thin layer having at least one thin layer of circuitry thereon, of which such projecting leads may form a part
- thermocompression application of heat and pressure
Abstract
The present invention is a method of providing a protective covering on an electronic package including a first circuitized substrate, a semiconductor chip positioned on and electrically coupled to the first substrate, and a plurality of conductors also on the substrate for electrically connecting the substrate to an external circuitized substrate. In one version, the method comprises covering substantially all of the external surfaces of the substrate, the semiconductor chip and a portion of the plurality of conductors with a protective covering from immersion in a dielectric solution (e.g., TEFLON AF). The coatings can also be applied by brushing, spraying, or chemical vapor deposition. In an alternative embodiment, all of the external surfaces, including all of the conductors, are coated with the protective covering (e.g., to facilitate package shipment or other handling). The resulting electronic packages are also described herein.
Description
- This invention relates to a protective covering for an electronic package and, more particularly, to a dielectric protective covering for an electronic package comprising a semiconductor chip, a substrate, and conductors which may be used within an information handling system (computer).
- There have been previous attempts to apply coatings onto electronic packages, including attempts to encapsulate chips and conductors with the main emphasis of providing mechanical strength to the conductors. However, such efforts have not typically solved problems associated with moisture sensitivity.
- In electronic chip carrier packages, moisture can cause various problems such as delamination, corrosion, formation of plated fiber shorts, chip cracking and debonding. This may result in yield loss and/or functional failure during assembly and reliability testing. Organic packages are particularly susceptible to moisture due to the hydrophilic nature of resins such as epoxies and polyimides when exposed to moisture, and are susceptible to the brittleness of glass reinforcement interfaces.
- U.S. Pat. No. 5,474,957 to Urushima shows a process for building/assembling a chip onto a flexible film member. The assembly process involves using a piece of resin, to encapsulate the wire bond leads and act to hold the chip to the film. While the purpose of this resin is in part to prevent corrosion/oxidation, and to mechanically protect the wire bond leads, it is used in an entirely different location and with a completely different purpose than the present invention. U.S. Pat. No. 5,474,957 describes the use of a wire bond encapsulant which is applied only to the wire bond area. The present invention, on the other hand, involves using a protective coating over substantially the entire assembled package including, chip, wires (if used), or solder joints and the chip carrier.
- U.S. Pat. No. 5,436,203 to Lin covers the concept of building an EMI shielded chip carrier package by shielding the chip and wire bonds. The bottom is shielded with a buried power plane or reference plane, and the top is shielded with a conductive encapsulate. The two shielding layers are electrically connected via plated thru holes. The chip and wire bonds are first covered with a non conductive encapsulant. Lin is different from the present invention for substantially the same reasons as Urushima above.
- U.S. Pat. No. 5,496,775 to Brooks discloses using stacked and bonded metal balls as the electrical connection points. The chip is enclosed in an encapsulation material. The primary function of the encapsulant material appears to be to provide mechanical support for the chip and ball towers. The encapsulation is performed in two steps. First, a layer of encapsulant is formed within a mold or cavity. Next, the ball stacked chip is placed in the cavity and additional encapsulant is flooded into the mold and around the stacked ball towers. These two encapsulant layers form part of the chip package. The primary subject covered by Brooks appears to be the concept of using stacked metal balls as electrical leads, with the primary purpose of the encapsulant layer being to support and strengthen these leads.
- U.S. Pat. No. 4,351,101 to Young shows a method of making connection to CCD (charged coupled device) chips. The method describes how metal pads are allowed to sink through a layer of uncured epoxy, via gravity, as an improvement over the previous method which involved hours of lapping (mechanical sanding).
- U.S. Pat. No. 2,720,617 to Sardella covers a method of making a two-part case for early transistor packages, (circa 1955). The case consists of two pieces of TEFLON, (or other fluorocarbons), which are mechanically machined to form a hollow tube and a plug, both threaded. TEFLON is a trademark of E. I. du Pont de Nemours and Co., Inc. The transistor is placed into the tube, the tube is filled with epoxy encapsulant and the plug is screwed into the tube. The transistors are covered for improved resistance to vibration, moisture and mechanical damage.
- The glasses used in electronic packaging of semiconductor and other electronic devices may successfully provide hermetic packaging; however, such glasses may create problems. Conventional sealing glasses are usually brittle and glass sealed semiconductor packages require special care in handling both during and subsequent to processing. This is necessary to avoid fracture of the glass and resulting loss of package hermeticity. The methods of applying the glass to the components to be sealed are also generally somewhat tedious and costly. One known method of applying the glass is to mix finely powdered glass with a suitable vehicle. The mixture is then silk screened in place upon the components. Next, the glass applied component is fired to coalesce the individual glass particles into a continuous glass coating in the areas previously silk screened. At the same time, any residue from the vehicle used during silk screening is driven off.
- The present invention comprises a product (electronic package) and a method for making said product, that contains a semiconductor chip wherein substantially the entire electronic package is encapsulated with a solution which forms a protective coating sufficient to protect the electronic package from exposure to moisture and other adverse environmental conditions.
- It is an object of the present invention to enhance the art of information handling systems. More particularly, it is an object of the present invention to provide an improved method for mass producing electronic packages. Further, it is an object of the present invention to provide an improved electronic package product.
- In one aspect of the invention, there is provided a method of providing a protective covering on an electronic package including a substrate, a semiconductor chip positioned and electrically coupled to the substrate, and a plurality of conductors on the substrate for electrically connecting the substrate to an external substrate. The method comprises covering substantially all of the external surfaces of the substrate, the semiconductor chip and a portion of the plurality of conductors with a protective covering.
- In accordance with another aspect of the invention, there is provided a method of providing a protective covering on an electronic package including a substrate, a semiconductor chip positioned on and electrically coupled to the substrate, and a plurality of conductors on the substrate for electrically coupling the substrate to an external substrate. In this aspect of the invention, substantially all of the external surfaces of the substrate, the semiconductor chip and the plurality of conductors are initially covered with the protective covering. Thereafter, a portion of the covering is removed from a portion of the external surfaces of the plurality of conductors.
- According to another aspect of the invention, there is provided an electronic package comprising a first substrate, a semiconductor chip positioned on a first surface of the first substrate and electrically coupled to the substrate, a plurality of conductors located on a second surface of the first substrate for electrically coupling the first substrate to an external substrate, and a dielectric protective covering, substantially covering all of the external surfaces of the electronic package, except for a portion of the plurality of conductors.
- According to yet another aspect of the invention, there is provided an electronic package comprising a substrate having first and second surfaces, a semiconductor chip positioned on the first surface of the substrate and electrically coupled to the substrate, a plurality of conductors located on the second surface of the substrate for electrically coupling the substrate to an external substrate, and a dielectric protective covering, substantially covering the entire external surfaces of the electronic package.
- FIGS. 1, 1A, and1B show an immersion of an electronic package into a protective covering solution using tape as a suspending mechanism, according to one embodiment of the invention. FIG. 1A represents an alternative embodiment of the process wherein the tape acts both as a suspending mechanism and as a cover layer. FIG. 1B shows an enlarged view of a portion of FIG. 1.
- FIGS. 2 and 2A show an immersion of an electronic package into a protective covering solution using a vacuum fixture on a portion of the conductors, according to another embodiment is of the invention. FIG. 2A shows an enlarged view of a portion of FIG. 2.
- FIGS. 3 and 3A show an immersion of an electronic package into a protective covering solution using a cover layer on a portion of the conductors, according to another embodiment of the invention. FIG. 3A shows an enlarged view of a portion of FIG. 3.
- FIGS. 4 and 4A show substantially all of an electronic package covered with a protective covering except for a portion of the conductors, according to another embodiment of the invention. FIG. 4A shows an enlarged view of a portion of FIG. 4.
- FIG. 5 shows substantially all of an electronic package covered with a protective covering except for a portion of the conductors. A semiconductor chip is wire bonded to the package's substrate.
- FIGS. 6 and 6A show substantially all of an electronic package covered with a protective covering, according to another embodiment of the invention. FIG. 6A shows an enlarged view of a portion of FIG. 6.
- FIG. 7 also shows substantially all of an electronic package covered with a protective covering. A semiconductor chip is wire bonded to the package's substrate.
- FIG. 8 shows substantially all of an electronic package covered with a protective covering. Solder ball bonding pads are used instead of solder balls, which allows for later installation of solder balls.
- FIG. 9 shows substantially all of an electronic package covered with a protective covering, except for a plurality of solder ball bonding pads.
- This invention largely solves the moisture sensitivity problem associated with electronic packages (e.g. chip carriers) by covering substantially all of the external surfaces of the electronic package, with the exception of a portion of the conductors that are required for electrically coupling to an external substrate, with an essentially hermetic covering which is highly hydrophobic. Before sealing with the protective covering, the assembled carrier is preferably heated which removes substantially all of the moisture therein. The protective covering then seals all the surfaces to which it is exposed, forming a barrier which greatly retards future moisture absorption. The reduced level of moisture improves product yields and reliability thru the final assembly and testing processes.
- In one embodiment, all of the package, including all of the external conductor surfaces, are covered (e.g., to facilitate shipment). In another embodiment, portions of the external conductor surfaces are exposed, thus enabling immediate subsequent processing (e.g., solder reflow).
- Similar numbers are used in different FIGS. to indicate similar elements of the invention.
- In the embodiment shown in FIG. 1,
electronic package 1 is immersed in asolution 2 in order to apply a protective covering thereto.Electronic package 1 comprises a circuit substrate 3 (e.g., a dielectric structure having one/more internal and/or external conductive planes “P” and one more dielectric layers “D”),semiconductor chip 4, a plurality ofconductors 5 electricallycoupling semiconductor chip 4 tosubstrate 3, and a plurality ofconductors 6 forelectrically coupling substrate 3 to an external substrate (e.g., a printed circuit board). In one embodiment,conductors conductors 5 may be of spherical shape having a first diameter whileconductors 6, also spherical, may be of larger diameters. These may also be of different melting points (e.g., thoseconductors 6 possessing a relatively lower melting point than those coupling the chip to substrate 3). In FIG. 1, a suspending mechanism, such as adielectric tape 7, is used to engageconductors 6 and to holdelectronic package 1 insolution 2 at the desired level.Tape 7 can act as a suspending mechanism as shown in FIG. 1, as a cover layer (described below), or as both a suspending mechanism and as a cover layer as shown in FIG. 1A. FIG. 1B shows an enlarged portion ofelectronic package 1 being immersed insolution 2, usingtape 7 as the suspending mechanism. -
Tape 7 is preferably TEFLON with a thickness of 2-4 mils (0.002-0.004 inch).Conductors 6 are preferably depressed partly intotape 7 prior to suspension ofelectronic package 1 insolution 2. In this manner,solution 2 is applied to all of the external surfaces ofelectronic package 1, except for the portion ofconductors 6 suspended above the upper surface of the solution. -
Tape 7 may also act as a cover layer (see below), thereby preventingsolution 2 from contacting a predetermined portion ofconductors 6. Ifconductors 6 are solder balls (e.g., 63:37 lead:tin), thentape 7 could conform to predetermined portions of the outer surfaces of the solder balls, thereby acting as a seal whenelectronic package 1 is immersed insolution 2. The solder balls would be depressed intotape 7, as is seen in FIG. 1A - In the embodiment of FIG. 1,
solution 2 can be agitated ultrasonically whileelectronic package 1 is immersed therein. For achieving a desired thickness for the eventual protective covering, it is possible to immerse electronic package 1 a plurality of times (e.g., providing a thickness of 0.001 inch in one embodiment was attainable using a total of four immersions) in a resin/solvent solution containing approximately 10% solids by weight (see more below). - For ultrasonic application, a frequency in the kilohertz range(e.g., about 55 KHz) is preferred. The device used to provide this may be an ultrasonic bath/cleaner (not shown), of which there are known types in the art.
-
Protective covering solution 2 described herein may be any dielectric material that will provide a good hydrophobic barrier forelectronic package 1. Some common solution materials include TEFLON and fluorinated thermosets, which can be applied using one or more of the processes defined herein. - The preferred TEFLON described for use as
solution 2 is more commonly called TEFLON AF, a product of E. I. du Pont de Nemours & Co. Inc. TEFLON AF is a family of amorphous fluoropolymers with glass transition temperatures as high as 300 degrees Celsius based on bis-2,2-trifluoromethyl-4,5-difluoro-1,3-dioxole, and which has unusual properties. The family retains the superior electrical, chemical resistant and thermal properties associated with fluoropolymers. In addition, these polymers have high optical clarity, limited solubility in some commercially available perfluorinated ethers and improved physical properties below the glass transition temperatures. TEFLON AF polymers may be either solution cast into clear micron thin films or melt processed into a variety of forms. TEFLON AF has a very low dielectric constant (1.89-1.93) which decreases with increasing temperature. It also has a constant volume coefficient of thermal expansion below the glass transition temperatures thereof. TEFLON AF also has a high thermal stability (zero weight loss at 260 degrees Celsius). It can be fabricated by spin casting and solution or spray coating from polymer solutions. Using these techniques, it has been possible to obtain clear, substantially pin hole-free film coatings less than one micron thick. - In addition to package immersion into a
solution 2, other methods of applying the protective covering solution to the electronic package are possible, including spraying or chemical vapor deposition. The coating process can also be completed by brushing. Brushing can be advantageous in that it can allow thicker layers to be deposited in one pass. While TEFLON AF is limited to approximately 10-15% solids, if so applied, solutions of other thermosetting resins such as AROCY F40 available from Ciba-Geigy can be brushed on at up to 50% by weight solids. - As stated, the protective coating can also be applied by spraying. A suitable solvent/resin solution may be sprayed onto the electronic package, dried, and then heat cured (if necessary). One particular advantage of using TEFLON AF is that it requires no curing step.
- Chemical vapor deposition (CVD) is accomplished by processing the electronic package thru a standard four-stage CVD apparatus, known in the art. The actual coating takes place in the deposition chamber(s) at approximately 0.001 Torr pressure and at 25 degrees Celsius (C.). Examples of solutions which can be satisfactorily applied using such deposition include fluorinated parylene and standard parylene-C type coatings. (Parylene is a known dielectric material in the electronic packaging art.)
- As stated above, curing of the applied coating may be necessary, depending on the material used. Curing offers reduced skin effect and minimal surface coating distortion (see more below). Infrared dry/cure is a preferred method. TEFLON AF can be air dried at room temperature if it is coated from FC-77 fluorocarbon solvent, a known material. Slightly elevated temperatures, e.g., 100 degrees C. for one hour, can be used to accelerate the drying of TEFLON AF. AROCY F-40, with zinc octoate catalyst, should first be dried (typically 20 minutes at 100 degrees C.) and then heated to approximately 280 degrees C. for one hour to achieve full cure. Obviously, prior to heating to this high temperature, any tape should be removed from the electronic package.
- Skin effect occurs when the solution dries at too high a temperature. This causes the outermost portion of the coating to harden before the interior. The outermost layer formed will thus act as a seal before the interior hardens, causing the interior portion of the solution to possibly expand against the sealed (hardened) outer (skin) layer. The result is blistering or voids in the protective covering, thus referred to as skin effect. Significantly, the present process substantially eliminates this occurrence.
- Other curing processes may include air drying and convection heating.
- In the embodiment shown in FIG. 2,
electronic package 1 is immersed intosolution 2 in order to apply a protective covering thereto. In FIG. 2,vacuum fixture 14 is used to engage a portion ofconductors 6 and to provide a substantially solution-proof seal as the electronic package is immersed. The solution-proof seal keepssolution 2 from contacting those portions ofconductors 6 that are engaged byvacuum fixture 14. In this manner,solution 2 is applied to all of the external surfaces ofelectronic package 1, except for the portion ofconductors 6 surrounded (sealed) byvacuum fixture 14. FIG. 2A illustrates this form of securement in greater detail. -
Vacuum fixture 14 typically includes apliable material 15, such as rubber or vinyl, to engage and conform to portions of theconductors 6. Thevacuum fixture 14 of FIG. 2 is intended to engage the portions of theconductors 6 that are to remain free of protective covering during the application process. This engagement forms a seal from which substantially all of the air is removed byvacuum fixture 14. - After
solution 2 is applied toelectronic package 1 through one or more immersions,vacuum fixture 14 is removed, thereby formingelectronic package 1 with a dielectric and substantially hydrophobic protective covering over substantially all of the external surfaces ofelectronic package 1, except for the portion ofconductors 6 that were engaged by the vacuum fixture. Drying and/or curing of the external protective coating material may now occur, depending on the solution composition used. - The
vacuum fixture 14 may also be used when applying any of the solutions toelectronic package 1 using one or more of the other various methods disclosed herein. These may include immersion ofelectronic package 1 intosolution 2 with ultrasonic agitation ofsolution 2,spraying solution 2 ontoelectronic package 1, brushingsolution 2 ontoelectronic package 1, and chemical vapor deposition of fluorinated parylenes. If the package is to be immersed more than once in the solution, then vacuum figure 14 should remain in place during all such applications. - In the embodiment shown in FIG. 3,
electronic package 1 is immersed intosolution 2 in order to apply a protective covering thereto. In FIG. 3, however, acover layer 21 is used to cover a portion ofconductors 6 and to provide a substantially solution-proof seal of portions of the conductors as the package is immersed. In this manner,solution 2 is applied to all of the external surfaces ofelectronic package 1, except for the portion ofconductors 6 being sealed bycover layer 21. FIG. 3A is an enlarged view ofpackage 1 being immersed, illustrating the proper positioning oflayer 21 in greater detail. -
Cover layer 21 is preferably applied using a masking operation. Some examples of acceptable materials forcover layer 21 include wax, conformal tape (whereconductors 6 are depressed into the conformal tape), and photoresist. Typically, the portions of conductors to be used forelectrically coupling substrate 3 to an external substrate (e.g., circuit board) are those areas protected bycover layer 21 during the application ofsolution 2. In a preferred embodiment, approximately fifty percent of the external surface area of each conductor (preferably a solder ball) was covered (sealed). - After
solution 2 is applied toelectronic package 1,cover layer 21 is removed, thereby formingelectronic package 1 with a dielectric and substantially hydrophobic protective covering over substantially all of the external surfaces of the package, except for those portions ofconductors 6 that were covered by the cover layer. This package is now ready for shipment and/or subsequent connection (e.g., using solder reflow) to an awaiting circuitized substrate. -
Cover layer 21 may also be applied using one or more of the various disclosed methods cited hereinabove. - If the solution in FIG. 3 is to be applied more than once to
package 1, then coverlayer 21 should remain in place for all solution immersions. In one embodiment,package 1 was immersed four times, resulting in a satisfactory protective covering thickness of about 0.001 inch. - In the embodiment shown in FIG. 4,
electronic package assembly 22 is shown withprotective covering 23 applied to substantially all of the external surfaces ofelectronic package 22, except for a portion of the plurality ofconductors 6. This resulting structure is, understandably, attainable using any of the processes illustrated in FIGS. 1-3A and described in detail hereinabove. As stated,electronic package assembly 22 can now be assembled (soldered) onto a printed circuit board PCB, using known solder reflow processing. The printed circuit board can then be assembled into an information handling system (e.g., computer) to form a part thereof. FIG. 4A shows a portion of FIG. 4 in an enlarged view. - In the embodiment shown in FIG. 5, the
electronic package assembly 29 is shown with aprotective covering 23 applied to substantially all of the external surfaces of the electronic package, again except for a portion of theconductors 6. In FIG. 5, however, thesemiconductor chip 4 is wire-bonded (using wiring 9) to thesubstrate 3, after having been positioned within arecess 30 insubstrate 3. It is understood that thesewires 9 electrically couple chip contact sites (not shown) to corresponding conductive pads (also not shown) of the circuitry on the substrate's upper surface. As seen in FIG. 1, for example, these pads are then coupled (e.g., using plated through holes) to corresponding pads on the substrate's lower surface having theconductors 6 thereon. - In the embodiment shown in FIG. 6, the
electronic package assembly 28 is shown with aprotective covering 23 applied to substantially all of the external surface of the package. FIG. 6A shows a portion of FIG. 6 in an enlarged view.Chip 4 in FIG. 6 is electrically coupled tosubstrate 3 withconductive solder elements 5. Such a complete covering is attained by totally immersing the package into solution without protecting selected portions ofconductors 6, as occurred in FIGS. 1-3A. A suitable holder can be used for this. - In the embodiment shown in FIG. 7, the
electronic package assembly 30 is shown with aprotective covering 23 applied to substantially all of the external surfaces of theelectronic package 30, again including all surfaces ofconductors 6. In FIG. 7, as in FIG. 5, thesemiconductor chip 4 is wire-bonded to the substrate using wiring (e.g., gold) 9. - In the embodiments of the invention shown in FIGS. 6 and 7,
protective covering 23 is applied to all of the external surfaces of the package by any of the methods described above,(e.g., such as immersingelectronic package 1 withoutcover layer 21 in solution 2). Thereafter, selected portions of theprotective covering 23 can be removed from at least those portions of the plurality ofconductors 6 that are required to electrically couple the substrate with an external substrate. In the meantime, shipping and other handling of the fully protected package assembly is readily possible. - To remove selected portions of the protective covering, a photoresist may be used. The photoresist may be applied to all portions of the
protective covering 23, except to those selected portions that are to be removed. Then a fluorocarbon solvent, such as the aforementioned FC-77 solvent, may be applied to wash away those portions of covering 23 not protected by the photoresist. Thereafter, the photoresist may or may not be removed from theprotective covering 23 before eventual product utilization. - Since the topography of the
underlying solder balls 6 may be somewhat uneven, a liquid or electro-deposited photoresist is preferably used, providing a conformal-type covering on the underlying coating located overballs 6. Exposure to colluminated light will then image the photoresist, following which imaged portions may be removed. - It should also be noted that the
solder balls 6 need not be applied to the package's substrate before applying the protective covering. In FIG. 8, the electronic package is entirely coated with solution and cured. The protective covering is then selectively removed (as described above) so as to expose underlying bonding pads “P” (see also FIGS. 1 and 1A) forsubsequent solder ball 6 positioning thereon and coupling thereto. The surrounding coating thus facilitates such ball placement by proving a “template” over the exposed pads. The result is seen in FIG. 9. - Alternatively, a mask may be positioned over the solder balls or solder ball bonding pads and the unwanted dielectric removed by exposure to a liquid or air-carried abrasive stream aimed through the mask's holes. Laser ablation may be used to remove the unwanted portions of
protective covering 23.Solder balls 6 may also be bonded using one or more known soldering techniques. For example, the solder balls may be reflowed while located atop the conductors “P”. - The
substrates 3 as mentioned above are typically made from known materials such as epoxy resin reinforced with fiberglass (also known as “FR4” in the packaging industry), TEFLON, and ceramic. Theconductors - As further stated above, the
conductors 5 that electrically couple thesemiconductor chip 4 to thesubstrate 3 may be of a higher melting point solder material than theconductors 6 used toelectrically couple substrate 3 to an external substrate. This is an important feature because, by controlling the reflow temperatures, it allows thesolder conductors 6 to reflow when connecting to an external substrate, while at the same time theconductors 5 will be stable, thus keeping intact the required precise electrical coupling between thesemiconductor chip 4 and thesubstrate 3. By way of specific example, theconductors 5 that electrically couple thesemiconductor chip 4 to thesubstrate 3 can be of the aforementioned 90:10 lead-tin solder which has a melting temperature of approximately 310 degrees C., while theconductors 6 used to electrically couple thesubstrate 3 to an external substrate can be the aforementioned 63:37 lead-tin, which has a lower melting temperature of approximately 180 degrees C. - As stated, the
conductors 5 that electrically couple thesemiconductor chip 4 to thesubstrate 3 could also bewires 9 as shown in FIG. 5 and FIG. 7. It is further possible to couple leads from substrate 3 (e.g., projecting cantilever leads such as those from a “flexible” substrate made from a dielectric (e.g., polyimide) thin layer having at least one thin layer of circuitry thereon, of which such projecting leads may form a part) to the chip using known thermocompression (application of heat and pressure) bonding. - Although particular embodiments of the present invention have been shown and described, it will be obvious to those skilled in the art that various changes and modifications may be made therein without departing from the spirit and scope of the present invention.
Claims (56)
1. A method of providing a protective covering on an electronic package including a substrate, a semiconductor chip positioned on and electrically coupled to said substrate, and a plurality of conductors on said substrate for electrically coupling said substrate to an external substrate, said method comprising covering substantially all of the external surfaces of said substrate, said semiconductor chip and a first portion of the external surface of said conductors with a protective covering.
2. The method of , further comprising providing a cover layer on at least a second portion of the external surfaces of said conductors to prevent covering thereof with said protective covering.
claim 1
3. The method of , wherein said providing of said cover layer onto said second portions of said conductors is accomplished using a masking operation.
claim 2
4. The method in , wherein said masking operation comprises covering said second portions of said conductors with wax, conformal tape, or photoresist.
claim 3
5. The method of , further comprising depressing at least said second portions of said conductors into said cover layer prior to said covering of said first portions of said conductors.
claim 4
6. The method of , wherein said masking operation further includes using a vacuum fixture to engage said second portions of said conductors to prevent covering thereof with said protective covering.
claim 2
7. The method of , wherein said vacuum fixture further comprises engaging said second portions of said conductors with rubber or vinyl material.
claim 6
8. The method of , wherein at least a portion of said protective covering on said electronic package is applied by spraying.
claim 1
9. The method of , wherein at least a portion of said protective covering on said electronic package is applied by brushing.
claim 1
10. The method of , wherein at least a portion of said protective covering on said electronic package is applied by vapor deposition.
claim 1
11. The method of , wherein at least a portion of said protective covering on said electronic package is applied by immersing said electronic package in a solution.
claim 1
12. The method of , further comprising controlling the depth that said electronic package is immersed in said solution.
claim 11
13. The method of , wherein said electronic package is immersed in a solution of TEFLON or a fluorinated thermosetting material.
claim 11
14. The method of , wherein said electronic package is immersed in said solution using a tape as a suspending mechanism, said tape engaging said conductors.
claim 11
15. The method of , wherein said conductors are depressed into said tape prior to said immersing and remain so depressed during said immersing.
claim 14
16. The method of , wherein said solution is agitated ultrasonically when said electronic package is immersed in said solution.
claim 11
17. The method of , wherein said electronic package is immersed a plurality of times within said solution.
claim 11
18. The method of , further comprising curing said protective covering.
claim 11
19. The method of , wherein said curing is accomplished by infrared heating.
claim 18
20. The method of , wherein said curing is accomplished by air drying.
claim 18
21. The method of , wherein said curing is accomplished by convection heating.
claim 18
22. A method of providing a protective covering on an electronic package including a substrate having a plurality of conductors for electrically coupling said substrate to an external substrate, a semiconductor chip positioned on and electrically connected to said substrate, said method comprising covering substantially all of the external surfaces of said substrate, said semiconductor chip, and said plurality of conductors with a protective covering, and thereafter removing selected portions of said protective covering from said plurality of conductors.
23. The method of , further including bonding a conductor element to at least one of said conductors after removal of said portions of said protective covering.
claim 22
24. The method of , wherein at least a portion of said protective covering on said electronic package is applied by spraying.
claim 22
25. The method of , wherein at least a portion of said protective covering on said electronic package is applied by brushing.
claim 22
26. The method of , wherein at least a portion of said protective covering on said electronic package is applied by vapor deposition.
claim 22
27. The method of , wherein at least a portion of said protective covering on said electronic package is applied by immersing said electronic package in a solution.
claim 22
28. The method of , wherein said solution is TEFLON or a fluorinated thermosetting material.
claim 27
29. The method of , wherein said solution is agitated ultrasonically when said electronic package is immersed in said solution.
claim 27
30. The method in , wherein said electronic package is immersed a plurality of times within said solution.
claim 27
31. The method of , further comprising curing said protective covering.
claim 27
32. The method of , wherein said curing is accomplished by infrared heating.
claim 31
33. The method of , wherein said curing is accomplished by air drying.
claim 31
34. The method of , wherein said curing is accomplished by convection heating.
claim 31
35. An electronic package comprising:
a first circuitized substrate having first and second surfaces;
a semiconductor chip positioned on said first surface of said first substrate and electrically coupled thereto;
a first plurality of conductors located on said second surface of said first circuitized substrate and adapted for electrically coupling said first circuitized substrate to an external circuitized substrate; and
a dielectric protective covering, substantially covering all of the external surfaces of said electronic package, except for at portion of selected ones of said plurality of conductors.
36. The electronic package of , wherein said dielectric protective covering forms a hydrophobic barrier.
claim 35
37. The electronic package of , wherein said dielectric protective covering is comprised of TEFLON AF, a fluorinated thermosetting material or a fluorinated parylene material.
claim 35
38. The electronic package of , wherein said first circuitized substrate is comprised of polymer or ceramic material and further includes one or more conductive layers.
claim 35
39. An electronic package of , wherein said first plurality of conductors are comprised of solder material.
claim 35
40. The electronic package of , further including a second plurality of conductors for electrically coupling said semiconductor chip to said first circuitized substrate.
claim 35
41. The electronic package of , wherein said second plurality of conductors comprise a plurality of conductive wires.
claim 40
42. The electronic package of , wherein said second plurality of conductors are comprised of solder material.
claim 40
43. The electronic package of , wherein said first plurality of conductors are comprised of a first solder material and said second plurality of conductors are comprised of a second, different solder material, said first and second solder materials having different melting points.
claim 42
44. The electronic package of , wherein said second plurality of conductors for electrically coupling said semiconductor chip to said first circuitized substrate are comprised of 90:10 lead-tin solder or 97:3 lead-tin solder.
claim 43
45. The electronic package of , wherein said first plurality of conductors located on said substrate for electrically coupling said substrate to an external substrate are comprised of 63:37 lead-tin solder.
claim 44
46. An electronic package comprising:
a first circuitized substrate having first and second surfaces;
a semiconductor chip positioned on said first surface of said first substrate and electrically coupled thereto;
a first plurality of conductors located on said second surface of said first circuitized substrate for electrically coupling said substrate to an external second substrate; and
a dielectric protective covering, substantially covering all of the external surfaces of said electronic package, including said conductors.
47. The electronic package of , wherein said dielectric protective covering forms a hydrophobic barrier.
claim 46
48. The electronic package of , wherein said dielectric protective covering is comprised of TEFLON AF, a fluorinated thermosetting material or a fluorinated parylene material.
claim 47
49. The electronic package of , wherein said first circuitized substrate is comprised of polymer or ceramic material and further includes one or more conductive layers.
claim 46
50. The electronic package of , wherein said first plurality of conductors are comprised of solder material.
claim 46
51. The electronic package of , further including a second plurality of conductors for electrically coupling said semiconductor chip to said first circuitized substrate.
claim 46
52. The electronic package of , wherein said second plurality of conductors comprises a plurality of conductive wires.
claim 51
53. The electronic package of , wherein said second plurality of conductors are comprised of solder material.
claim 51
54. The electronic package of , wherein said first plurality of conductors are comprised of a first solder material and said second plurality of conductors are comprised of a second solder material, said first and second solder materials having different melting points.
claim 51
55. The electronic package of , wherein said second plurality of conductors for electrically coupling said semiconductor chip to said first circuitized substrate are comprised of 90:10 lead-tin solder or 97:3 lead-tin solder.
claim 54
56. The electronic package of 55, wherein said plurality of conductors located on said substrate for electrically coupling said substrate to an external circuitized substrate are comprised of 63:37 lead-tin solder.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/276,596 US6351030B2 (en) | 1997-09-29 | 1999-03-25 | Electronic package utilizing protective coating |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/939,302 US5888850A (en) | 1997-09-29 | 1997-09-29 | Method for providing a protective coating and electronic package utilizing same |
US09/276,596 US6351030B2 (en) | 1997-09-29 | 1999-03-25 | Electronic package utilizing protective coating |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/939,302 Division US5888850A (en) | 1997-09-29 | 1997-09-29 | Method for providing a protective coating and electronic package utilizing same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010011773A1 true US20010011773A1 (en) | 2001-08-09 |
US6351030B2 US6351030B2 (en) | 2002-02-26 |
Family
ID=25472913
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/939,302 Expired - Fee Related US5888850A (en) | 1997-09-29 | 1997-09-29 | Method for providing a protective coating and electronic package utilizing same |
US09/276,596 Expired - Lifetime US6351030B2 (en) | 1997-09-29 | 1999-03-25 | Electronic package utilizing protective coating |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/939,302 Expired - Fee Related US5888850A (en) | 1997-09-29 | 1997-09-29 | Method for providing a protective coating and electronic package utilizing same |
Country Status (2)
Country | Link |
---|---|
US (2) | US5888850A (en) |
KR (1) | KR100322154B1 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020125568A1 (en) * | 2000-01-14 | 2002-09-12 | Tongbi Jiang | Method Of Fabricating Chip-Scale Packages And Resulting Structures |
US20020190396A1 (en) * | 2000-08-16 | 2002-12-19 | Brand Joseph M. | Method and apparatus for removing encapsulating material from a packaged microelectronic device |
US7859119B1 (en) * | 2003-11-10 | 2010-12-28 | Amkor Technology, Inc. | Stacked flip chip die assembly |
DE102010033963A1 (en) * | 2010-08-11 | 2012-02-16 | Osram Opto Semiconductors Gmbh | Optoelectronic component and method for producing an optoelectronic component |
US20150021755A1 (en) * | 2010-09-09 | 2015-01-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked package and method of manufacturing the same |
Families Citing this family (58)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6613978B2 (en) * | 1993-06-18 | 2003-09-02 | Maxwell Technologies, Inc. | Radiation shielding of three dimensional multi-chip modules |
US5880403A (en) | 1994-04-01 | 1999-03-09 | Space Electronics, Inc. | Radiation shielding of three dimensional multi-chip modules |
US6261508B1 (en) | 1994-04-01 | 2001-07-17 | Maxwell Electronic Components Group, Inc. | Method for making a shielding composition |
US6720493B1 (en) | 1994-04-01 | 2004-04-13 | Space Electronics, Inc. | Radiation shielding of integrated circuits and multi-chip modules in ceramic and metal packages |
US6455864B1 (en) | 1994-04-01 | 2002-09-24 | Maxwell Electronic Components Group, Inc. | Methods and compositions for ionizing radiation shielding |
US5945130A (en) * | 1994-11-15 | 1999-08-31 | Vlt Corporation | Apparatus for circuit encapsulation |
JP2933065B2 (en) * | 1997-06-18 | 1999-08-09 | 日本電気株式会社 | Arrangement method of small metal balls |
KR100298828B1 (en) * | 1999-07-12 | 2001-11-01 | 윤종용 | Method For Manufacturing Wafer Level Chip Scale Packages Using Rerouting Metallized Film And Soldering |
US6284391B1 (en) * | 1999-07-12 | 2001-09-04 | Corning Incorporated | Mercaptofunctional silanes to deposit sol-gel coatings on metals |
US6329220B1 (en) * | 1999-11-23 | 2001-12-11 | Micron Technology, Inc. | Packages for semiconductor die |
US6500547B1 (en) | 2000-03-06 | 2002-12-31 | General Electric Company | Coating materials for sensors and monitoring systems, methods for detecting using sensors and monitoring systems |
US6368899B1 (en) | 2000-03-08 | 2002-04-09 | Maxwell Electronic Components Group, Inc. | Electronic device packaging |
TW452952B (en) * | 2000-03-30 | 2001-09-01 | Delta Optoelectronics Inc | Packaging method of electro-luminescent device |
JP4120133B2 (en) * | 2000-04-28 | 2008-07-16 | 沖電気工業株式会社 | Semiconductor device and manufacturing method thereof |
US6916683B2 (en) * | 2000-05-11 | 2005-07-12 | Micron Technology, Inc. | Methods of fabricating a molded ball grid array |
US6335224B1 (en) * | 2000-05-16 | 2002-01-01 | Sandia Corporation | Protection of microelectronic devices during packaging |
US6897567B2 (en) | 2000-07-31 | 2005-05-24 | Romh Co., Ltd. | Method of making wireless semiconductor device, and leadframe used therefor |
US6559537B1 (en) * | 2000-08-31 | 2003-05-06 | Micron Technology, Inc. | Ball grid array packages with thermally conductive containers |
DE10103186B4 (en) * | 2001-01-24 | 2007-01-18 | Infineon Technologies Ag | Method for producing an electronic component with a semiconductor chip |
US6551863B2 (en) * | 2001-08-30 | 2003-04-22 | Micron Technology, Inc. | Flip chip dip coating encapsulant |
US6560377B2 (en) | 2001-10-01 | 2003-05-06 | Agere Systems Inc. | Non-hermetic packaging for lithium niobate-based devices |
US6692145B2 (en) * | 2001-10-31 | 2004-02-17 | Wisconsin Alumni Research Foundation | Micromachined scanning thermal probe method and apparatus |
US7073938B2 (en) * | 2001-10-31 | 2006-07-11 | The Regents Of The University Of Michigan | Micromachined arrayed thermal probe apparatus, system for thermal scanning a sample in a contact mode and cantilevered reference probe for use therein |
AU2002352784A1 (en) * | 2001-11-19 | 2003-06-10 | Mattson Technology Ip | Sonic transducers bonded with polymers and methods of making same for efficient sonic energy transfer |
US6720195B2 (en) * | 2002-05-15 | 2004-04-13 | Micron Technology, Inc. | Methods employing elevated temperatures to enhance quality control in microelectronic component manufacture |
US7115998B2 (en) * | 2002-08-29 | 2006-10-03 | Micron Technology, Inc. | Multi-component integrated circuit contacts |
US7382043B2 (en) | 2002-09-25 | 2008-06-03 | Maxwell Technologies, Inc. | Method and apparatus for shielding an integrated circuit from radiation |
US6879038B2 (en) * | 2003-03-12 | 2005-04-12 | Optical Communication Products, Inc. | Method and apparatus for hermetic sealing of assembled die |
US7191516B2 (en) * | 2003-07-16 | 2007-03-20 | Maxwell Technologies, Inc. | Method for shielding integrated circuit devices |
US7181919B2 (en) * | 2004-03-31 | 2007-02-27 | Denso Corporation | System utilizing waste heat of internal combustion engine |
US7705432B2 (en) | 2004-04-13 | 2010-04-27 | Vertical Circuits, Inc. | Three dimensional six surface conformal die coating |
US7215018B2 (en) | 2004-04-13 | 2007-05-08 | Vertical Circuits, Inc. | Stacked die BGA or LGA component assembly |
KR100762423B1 (en) * | 2006-06-27 | 2007-10-02 | 박영진 | Semiconductor package and method of manufacturing the same |
DE102007004844B4 (en) * | 2007-01-31 | 2011-05-05 | Infineon Technologies Ag | Method for producing a component and component |
US8723332B2 (en) * | 2007-06-11 | 2014-05-13 | Invensas Corporation | Electrically interconnected stacked die assemblies |
US7923349B2 (en) * | 2007-06-19 | 2011-04-12 | Vertical Circuits, Inc. | Wafer level surface passivation of stackable integrated circuit chips |
US8704379B2 (en) | 2007-09-10 | 2014-04-22 | Invensas Corporation | Semiconductor die mount by conformal die coating |
JP5763924B2 (en) | 2008-03-12 | 2015-08-12 | インヴェンサス・コーポレーション | Support attached by electrically interconnecting the die assembly |
US7863159B2 (en) * | 2008-06-19 | 2011-01-04 | Vertical Circuits, Inc. | Semiconductor die separation method |
US9153517B2 (en) | 2008-05-20 | 2015-10-06 | Invensas Corporation | Electrical connector between die pad and z-interconnect for stacked die assemblies |
TWI570879B (en) * | 2009-06-26 | 2017-02-11 | 英維瑟斯公司 | Semiconductor assembly and die stack assembly |
US9147583B2 (en) | 2009-10-27 | 2015-09-29 | Invensas Corporation | Selective die electrical insulation by additive process |
TWI544604B (en) | 2009-11-04 | 2016-08-01 | 英維瑟斯公司 | Stacked die assembly having reduced stress electrical interconnects |
DE102011113428A1 (en) * | 2011-09-14 | 2013-03-14 | Osram Opto Semiconductors Gmbh | Optoelectronic component |
US9130752B2 (en) | 2012-11-26 | 2015-09-08 | Honeywell International Inc. | Tamper-resistant coating for an integrated circuit |
US9161434B2 (en) * | 2013-09-04 | 2015-10-13 | Apple Inc. | Methods for shielding electronic components from moisture |
US9220183B1 (en) | 2014-07-16 | 2015-12-22 | International Business Machines Corporation | Devices employing semiconductor die having hydrophobic coatings, and related cooling methods |
KR102117477B1 (en) * | 2015-04-23 | 2020-06-01 | 삼성전기주식회사 | Semiconductor package and manufacturing method thereof |
US9490195B1 (en) | 2015-07-17 | 2016-11-08 | Invensas Corporation | Wafer-level flipped die stacks with leadframes or metal foil interconnects |
US9825002B2 (en) | 2015-07-17 | 2017-11-21 | Invensas Corporation | Flipped die stack |
US9871019B2 (en) | 2015-07-17 | 2018-01-16 | Invensas Corporation | Flipped die stack assemblies with leadframe interconnects |
US9508691B1 (en) | 2015-12-16 | 2016-11-29 | Invensas Corporation | Flipped die stacks with multiple rows of leadframe interconnects |
US9824979B2 (en) | 2015-12-29 | 2017-11-21 | Stmicroelectronics, Inc. | Electronic package having electromagnetic interference shielding and associated method |
US10566310B2 (en) | 2016-04-11 | 2020-02-18 | Invensas Corporation | Microelectronic packages having stacked die and wire bond interconnects |
US9595511B1 (en) | 2016-05-12 | 2017-03-14 | Invensas Corporation | Microelectronic packages and assemblies with improved flyby signaling operation |
US9728524B1 (en) | 2016-06-30 | 2017-08-08 | Invensas Corporation | Enhanced density assembly having microelectronic packages mounted at substantial angle to board |
US10522505B2 (en) | 2017-04-06 | 2019-12-31 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method for manufacturing the same |
CN113880448B (en) * | 2021-09-14 | 2023-07-28 | 湖南松井新材料股份有限公司 | Spraying method of water-based ink and application thereof |
Family Cites Families (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2720617A (en) * | 1953-11-02 | 1955-10-11 | Raytheon Mfg Co | Transistor packages |
US4351101A (en) * | 1980-10-20 | 1982-09-28 | Honeywell Inc. | Semiconductor device processing for readily and reliably forming electrical interconnects to contact pads |
US4754009A (en) * | 1981-08-20 | 1988-06-28 | E. I. Du Pont De Nemours And Company | Amorphous copolymers of perfluoro-2,2-dimethyl-1,3-dioxole |
US4889960A (en) * | 1983-03-21 | 1989-12-26 | Olin Corporation | Sealed semiconductor casing |
US5137780A (en) * | 1987-10-16 | 1992-08-11 | The Curators Of The University Of Missouri | Article having a composite insulative coating |
US4921723A (en) * | 1987-10-16 | 1990-05-01 | The Curators Of The University Of Missouri | Process for applying a composite insulative coating to a substrate |
US5147822A (en) * | 1988-08-26 | 1992-09-15 | Semiconductor Energy Laboratory Co., Ltd. | Plasma processing method for improving a package of a semiconductor device |
US5166773A (en) * | 1989-07-03 | 1992-11-24 | General Electric Company | Hermetic package and packaged semiconductor chip having closely spaced leads extending through the package lid |
US5209390A (en) * | 1989-07-03 | 1993-05-11 | General Electric Company | Hermetic package and packaged semiconductor chip having closely spaced leads extending through the package lid |
US5045151A (en) * | 1989-10-17 | 1991-09-03 | Massachusetts Institute Of Technology | Micromachined bonding surfaces and method of forming the same |
US5121190A (en) * | 1990-03-14 | 1992-06-09 | International Business Machines Corp. | Solder interconnection structure on organic substrates |
US5293072A (en) * | 1990-06-25 | 1994-03-08 | Fujitsu Limited | Semiconductor device having spherical terminals attached to the lead frame embedded within the package body |
US5137846A (en) * | 1991-01-31 | 1992-08-11 | Motorola, Inc. | Method for forming a polycyanurate encapsulant |
JP3150351B2 (en) * | 1991-02-15 | 2001-03-26 | 株式会社東芝 | Electronic device and method of manufacturing the same |
US5289346A (en) * | 1991-02-26 | 1994-02-22 | Microelectronics And Computer Technology Corporation | Peripheral to area adapter with protective bumper for an integrated circuit chip |
US5496775A (en) * | 1992-07-15 | 1996-03-05 | Micron Semiconductor, Inc. | Semiconductor device having ball-bonded pads |
US5308797A (en) * | 1992-11-24 | 1994-05-03 | Texas Instruments Incorporated | Leads for semiconductor chip assembly and method |
JPH07142631A (en) * | 1993-11-16 | 1995-06-02 | Mitsubishi Electric Corp | Semiconductor device and manufacture thereof |
EP0751561A4 (en) * | 1994-03-18 | 1997-05-07 | Hitachi Chemical Co Ltd | Semiconductor package manufacturing method and semiconductor package |
EP0683517B1 (en) * | 1994-05-09 | 2002-07-24 | Nec Corporation | Semiconductor device having semiconductor chip bonded to circuit board through bumps and process of mounting thereof |
US5436203A (en) * | 1994-07-05 | 1995-07-25 | Motorola, Inc. | Shielded liquid encapsulated semiconductor device and method for making the same |
FR2722915B1 (en) * | 1994-07-21 | 1997-01-24 | Sgs Thomson Microelectronics | BGA INJECTION MOLDING HOUSING |
JP3199963B2 (en) * | 1994-10-06 | 2001-08-20 | 株式会社東芝 | Method for manufacturing semiconductor device |
JPH08236586A (en) * | 1994-12-29 | 1996-09-13 | Nitto Denko Corp | Semiconductor device and manufacturing method thereof |
JPH08250890A (en) * | 1995-03-09 | 1996-09-27 | Nec Corp | Hybrid integrated circuit device |
JPH0982850A (en) * | 1995-09-13 | 1997-03-28 | Toshiba Corp | Semiconductor package device and manufacture thereof |
US5892290A (en) * | 1995-10-28 | 1999-04-06 | Institute Of Microelectronics | Highly reliable and planar ball grid array package |
JPH09260436A (en) * | 1996-03-27 | 1997-10-03 | Mitsubishi Electric Corp | Semiconductor device |
US5838063A (en) * | 1996-11-08 | 1998-11-17 | W. L. Gore & Associates | Method of increasing package reliability using package lids with plane CTE gradients |
JPH10163368A (en) * | 1996-12-02 | 1998-06-19 | Fujitsu Ltd | Manufacture of semiconductor device and semiconductor device |
US5990545A (en) * | 1996-12-02 | 1999-11-23 | 3M Innovative Properties Company | Chip scale ball grid array for integrated circuit package |
KR100246333B1 (en) * | 1997-03-14 | 2000-03-15 | 김영환 | Ball grid array package and method for manufacturing thereof |
US5969424A (en) * | 1997-03-19 | 1999-10-19 | Fujitsu Limited | Semiconductor device with pad structure |
US5808873A (en) * | 1997-05-30 | 1998-09-15 | Motorola, Inc. | Electronic component assembly having an encapsulation material and method of forming the same |
US5949135A (en) * | 1997-07-15 | 1999-09-07 | Mitsubishi Denki Kabushiki Kaisha | Module mounted with semiconductor device |
US5831832A (en) * | 1997-08-11 | 1998-11-03 | Motorola, Inc. | Molded plastic ball grid array package |
US6118179A (en) * | 1999-08-27 | 2000-09-12 | Micron Technology, Inc. | Semiconductor component with external contact polymer support member and method of fabrication |
-
1997
- 1997-09-29 US US08/939,302 patent/US5888850A/en not_active Expired - Fee Related
-
1998
- 1998-08-13 KR KR1019980032870A patent/KR100322154B1/en not_active IP Right Cessation
-
1999
- 1999-03-25 US US09/276,596 patent/US6351030B2/en not_active Expired - Lifetime
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020125568A1 (en) * | 2000-01-14 | 2002-09-12 | Tongbi Jiang | Method Of Fabricating Chip-Scale Packages And Resulting Structures |
US20070166882A1 (en) * | 2000-01-14 | 2007-07-19 | Tongbi Jiang | Methods for fabricating chip-scale packages having carrier bonds |
US20020190396A1 (en) * | 2000-08-16 | 2002-12-19 | Brand Joseph M. | Method and apparatus for removing encapsulating material from a packaged microelectronic device |
US20070031998A1 (en) * | 2000-08-16 | 2007-02-08 | Micron Technology, Inc. | Method and apparatus for removing encapsulating material from a packaged microelectronic device |
US7859119B1 (en) * | 2003-11-10 | 2010-12-28 | Amkor Technology, Inc. | Stacked flip chip die assembly |
DE102010033963A1 (en) * | 2010-08-11 | 2012-02-16 | Osram Opto Semiconductors Gmbh | Optoelectronic component and method for producing an optoelectronic component |
US20150021755A1 (en) * | 2010-09-09 | 2015-01-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked package and method of manufacturing the same |
US9343436B2 (en) * | 2010-09-09 | 2016-05-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked package and method of manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
US6351030B2 (en) | 2002-02-26 |
US5888850A (en) | 1999-03-30 |
KR100322154B1 (en) | 2002-09-05 |
KR19990029300A (en) | 1999-04-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5888850A (en) | Method for providing a protective coating and electronic package utilizing same | |
JP2662190B2 (en) | Electronic element assembly and rework method | |
US6909181B2 (en) | Light signal processing system | |
JP4703556B2 (en) | Method of attaching flip chip to electrical substrate, flip chip assembly and method of forming underfill coated wafer | |
US7723162B2 (en) | Method for producing shock and tamper resistant microelectronic devices | |
US4709468A (en) | Method for producing an integrated circuit product having a polyimide film interconnection structure | |
KR100341945B1 (en) | Method of adhesion to a polyimide surface by formation of covalent bonds | |
US20070102491A1 (en) | Flip chip dip coating encapsulant | |
CN1306476A (en) | Method of making adhesive preform lid for electronic devices | |
US20060258046A1 (en) | Method of producing a universal semiconductor housing with precrosslinked plastic embedding compounds | |
US20020119605A1 (en) | Reworkable encapsulant | |
JP2000340712A (en) | Polymer-reinforced column grid array | |
JPH1187424A (en) | Semiconductor device and production thereof | |
JP2000174052A (en) | Semiconductor chip and manufacture thereof | |
JP2000031195A (en) | Semiconductor device and production thereof | |
KR0127034B1 (en) | Semiconductor package and the manufacture method | |
KR100244089B1 (en) | Making method of ball grid array semiconductor package and a structure thereof | |
JP3951903B2 (en) | Semiconductor device and method for manufacturing semiconductor device package | |
KR100547352B1 (en) | Method for manufacturing BGA package using Organic Solderability Preservatives | |
KR0131392B1 (en) | Ball grid array package | |
JPS59143333A (en) | Coating method of resin for protecting element | |
KR100406499B1 (en) | equipment for molding of semiconductor package and molding method using it | |
JP2000236037A (en) | Solder resist forming method | |
KR100979237B1 (en) | Substrate used ball grid array package and method of fabricating the same | |
GB2295722A (en) | Packaging integrated circuits |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
AS | Assignment |
Owner name: TWITTER, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:032075/0404 Effective date: 20131230 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
SULP | Surcharge for late payment |
Year of fee payment: 11 |