US20070024766A1 - Organic thin film transistor display panel - Google Patents
Organic thin film transistor display panel Download PDFInfo
- Publication number
- US20070024766A1 US20070024766A1 US11/495,835 US49583506A US2007024766A1 US 20070024766 A1 US20070024766 A1 US 20070024766A1 US 49583506 A US49583506 A US 49583506A US 2007024766 A1 US2007024766 A1 US 2007024766A1
- Authority
- US
- United States
- Prior art keywords
- passivation
- organic semiconductor
- thin film
- array panel
- film transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000010409 thin film Substances 0.000 title claims abstract description 21
- 238000002161 passivation Methods 0.000 claims abstract description 77
- 239000004065 semiconductor Substances 0.000 claims abstract description 67
- 239000010408 film Substances 0.000 claims abstract description 61
- 239000000758 substrate Substances 0.000 claims abstract description 17
- 229910052751 metal Inorganic materials 0.000 claims description 18
- 239000002184 metal Substances 0.000 claims description 18
- 238000000034 method Methods 0.000 claims description 15
- 239000000463 material Substances 0.000 claims description 11
- 238000004519 manufacturing process Methods 0.000 claims description 8
- 230000015572 biosynthetic process Effects 0.000 claims description 7
- 229910052782 aluminium Inorganic materials 0.000 claims description 4
- 229910052804 chromium Inorganic materials 0.000 claims description 4
- 229910052802 copper Inorganic materials 0.000 claims description 4
- 238000000151 deposition Methods 0.000 claims description 4
- 238000005530 etching Methods 0.000 claims description 4
- 239000011368 organic material Substances 0.000 claims description 4
- 229910000838 Al alloy Inorganic materials 0.000 claims description 3
- 229910000881 Cu alloy Inorganic materials 0.000 claims description 3
- 229910001182 Mo alloy Inorganic materials 0.000 claims description 3
- 238000002347 injection Methods 0.000 claims description 3
- 239000007924 injection Substances 0.000 claims description 3
- 229920000052 poly(p-xylylene) Polymers 0.000 claims description 3
- 239000000243 solution Substances 0.000 claims description 3
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 claims description 2
- 229910052731 fluorine Inorganic materials 0.000 claims description 2
- 239000011737 fluorine Substances 0.000 claims description 2
- 229910052750 molybdenum Inorganic materials 0.000 claims description 2
- 229920000642 polymer Polymers 0.000 claims description 2
- 229910000599 Cr alloy Inorganic materials 0.000 claims 1
- 239000011521 glass Substances 0.000 abstract description 4
- 229920003023 plastic Polymers 0.000 abstract description 4
- 239000004033 plastic Substances 0.000 abstract description 4
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 abstract description 3
- YVTHLONGBIQYBO-UHFFFAOYSA-N zinc indium(3+) oxygen(2-) Chemical compound [O--].[Zn++].[In+3] YVTHLONGBIQYBO-UHFFFAOYSA-N 0.000 abstract description 3
- 239000010410 layer Substances 0.000 description 69
- 238000003860 storage Methods 0.000 description 18
- 239000004973 liquid crystal related substance Substances 0.000 description 5
- 229910045601 alloy Inorganic materials 0.000 description 4
- 239000000956 alloy Substances 0.000 description 4
- 239000002800 charge carrier Substances 0.000 description 4
- 230000004888 barrier function Effects 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 229920001665 Poly-4-vinylphenol Polymers 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- VPUGDVKSAQVFFS-UHFFFAOYSA-N coronene Chemical compound C1=C(C2=C34)C=CC3=CC=C(C=C3)C4=C4C3=CC=C(C=C3)C4=C2C3=C1 VPUGDVKSAQVFFS-UHFFFAOYSA-N 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- YTVNOVQHSGMMOV-UHFFFAOYSA-N naphthalenetetracarboxylic dianhydride Chemical compound C1=CC(C(=O)OC2=O)=C3C2=CC=C2C(=O)OC(=O)C1=C32 YTVNOVQHSGMMOV-UHFFFAOYSA-N 0.000 description 2
- SLIUAWYAILUBJU-UHFFFAOYSA-N pentacene Chemical compound C1=CC=CC2=CC3=CC4=CC5=CC=CC=C5C=C4C=C3C=C21 SLIUAWYAILUBJU-UHFFFAOYSA-N 0.000 description 2
- IEQIEDJGQAUEQZ-UHFFFAOYSA-N phthalocyanine Chemical compound N1C(N=C2C3=CC=CC=C3C(N=C3C4=CC=CC=C4C(=N4)N3)=N2)=C(C=CC=C2)C2=C1N=C1C2=CC=CC=C2C4=N1 IEQIEDJGQAUEQZ-UHFFFAOYSA-N 0.000 description 2
- CLYVDMAATCIVBF-UHFFFAOYSA-N pigment red 224 Chemical compound C=12C3=CC=C(C(OC4=O)=O)C2=C4C=CC=1C1=CC=C2C(=O)OC(=O)C4=CC=C3C1=C42 CLYVDMAATCIVBF-UHFFFAOYSA-N 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 125000001424 substituent group Chemical group 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- PYJJCSYBSYXGQQ-UHFFFAOYSA-N trichloro(octadecyl)silane Chemical compound CCCCCCCCCCCCCCCCCC[Si](Cl)(Cl)Cl PYJJCSYBSYXGQQ-UHFFFAOYSA-N 0.000 description 2
- 125000001731 2-cyanoethyl group Chemical group [H]C([H])(*)C([H])([H])C#N 0.000 description 1
- 229910001316 Ag alloy Inorganic materials 0.000 description 1
- 229920001218 Pullulan Polymers 0.000 description 1
- 239000004373 Pullulan Substances 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- XBDYBAVJXHJMNQ-UHFFFAOYSA-N Tetrahydroanthracene Natural products C1=CC=C2C=C(CCCC3)C3=CC2=C1 XBDYBAVJXHJMNQ-UHFFFAOYSA-N 0.000 description 1
- YTPLMLYBLZKORZ-UHFFFAOYSA-N Thiophene Chemical group C=1C=CSC=1 YTPLMLYBLZKORZ-UHFFFAOYSA-N 0.000 description 1
- 239000007864 aqueous solution Substances 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 239000000835 fiber Substances 0.000 description 1
- 150000003949 imides Chemical class 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000003960 organic solvent Substances 0.000 description 1
- 238000005192 partition Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 125000002080 perylenyl group Chemical group C1(=CC=C2C=CC=C3C4=CC=CC5=CC=CC(C1=C23)=C45)* 0.000 description 1
- CSHWQDPOILHKBI-UHFFFAOYSA-N peryrene Natural products C1=CC(C2=CC=CC=3C2=C2C=CC=3)=C3C2=CC=CC3=C1 CSHWQDPOILHKBI-UHFFFAOYSA-N 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 235000019423 pullulan Nutrition 0.000 description 1
- BYBCMKKXISPQGR-UHFFFAOYSA-N pyrrole-2,5-dione;styrene Chemical compound O=C1NC(=O)C=C1.C=CC1=CC=CC=C1 BYBCMKKXISPQGR-UHFFFAOYSA-N 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- IFLREYGFSNHWGE-UHFFFAOYSA-N tetracene Chemical compound C1=CC=CC2=CC3=CC4=CC=CC=C4C=C3C=C21 IFLREYGFSNHWGE-UHFFFAOYSA-N 0.000 description 1
- 229930192474 thiophene Natural products 0.000 description 1
- 150000003577 thiophenes Chemical class 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/466—Lateral bottom-gate IGFETs comprising only a single gate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B33/00—Electroluminescent light sources
- H05B33/12—Light sources with substantially two-dimensional radiating surfaces
- H05B33/26—Light sources with substantially two-dimensional radiating surfaces characterised by the composition or arrangement of the conductive material used as an electrode
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B33/00—Electroluminescent light sources
- H05B33/10—Apparatus or processes specially adapted to the manufacture of electroluminescent light sources
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/80—Constructional details
- H10K10/82—Electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K19/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic element specially adapted for rectifying, amplifying, oscillating or switching, covered by group H10K10/00
- H10K19/10—Integrated devices, or assemblies of multiple devices, comprising at least one organic element specially adapted for rectifying, amplifying, oscillating or switching, covered by group H10K10/00 comprising field-effect transistors
Definitions
- the present invention relates to an organic thin film transistor array panel and a manufacturing method thereof.
- Organic thin film transistors employ an organic active layer instead of inorganic semiconductor such as silicon. Since an organic semiconductor can be easily deposited at a low temperature by a solution process, etc., it is more suitable for large flat panel displays than inorganic semiconductor that use chemical vapor deposition. In addition, since organic material can be easily formed of fiber or film, OTFTs can be used with flexible display devices.
- organic semiconductor may generate a Schottky barrier between the low resistivity material conventionally used for contacts at the source/drain electrode metal which alter the characteristics of the OTFT.
- conventional OTFT array panels may have complicated layered structures and need additional process steps for reducing the degradation of OTFTs.
- An organic thin film transistor array panel includes forming a gate line on an insulating plastic or glass substrate; forming a gate insulating layer on the gate line; forming a data line and a drain electrode on the gate insulating layer, the data line and the drain electrode comprising a first conductive film and a second conductive film of indium tin oxide (ITO) or indium zinc oxide (IZO) that has a work function similar to that of the organic semiconductor that is deposited overlapping the data line and the drain electrode; forming a passivation layer on the organic semiconductor; and forming a pixel electrode connected to the drain electrode on the passivation and the gate insulating layer.
- the gate electrode, source electrode, and drain electrode along with an organic semiconductor island form an organic T
- the formation of the passivation layer may include: forming a first passivation layer comprising organic material; and forming a second passivation layer comprising ITO or IZO on the first passivation layer.
- the organic semiconductor and the first passivation layer may be formed by a solution process advantageously performed at a temperature of about 25° C. to about 130° C.
- the formation of the organic semiconductor and the formation of the passivation may include: depositing an organic semiconductor layer, a first passivation film, and a second passivation film in sequence; etching the second passivation film to form the second passivation layer; and etching the first passivation film and the organic semiconductor layer by using the second passivation layer as an etch mask to form the first passivation layer and the organic semiconductor.
- the first passivation layer and the organic semiconductor may be dry etched.
- FIG. 1 is a layout view of a TFT array panel for a liquid crystal display according to an embodiment of the present invention
- FIG. 2 is a sectional view of the TFT array panel shown in FIG. 1 taken along the line II-II;
- FIGS. 3, 5 and 7 are layout view of the organic TFT array panel shown in FIGS. 1 and 2 in intermediate steps of a manufacturing method thereof according to an embodiment of the present invention
- FIG. 4 is a sectional view of the organic TFT array panel shown in FIG. 3 taken along line IV-IV;
- FIG. 6 is a sectional view of the organic TFT array panel shown in FIG. 5 taken along line VI-VI;
- FIG. 8 is a sectional view of the organic TFT array panel shown in FIG. 7 taken along line VIII-VIII.
- FIG. 1 is a layout view of a TFT array panel for a liquid crystal display according to an embodiment of the present invention
- FIG. 2 is a sectional view of the TFT array panel shown in FIG. 1 taken along the line II-II.
- a plurality of gate lines 121 and a plurality of storage electrode lines 131 are formed on an insulating substrate 110 such as transparent glass or plastic.
- Gate lines 121 transmit gate signals and extend substantially in a transverse direction.
- Each of gate lines 121 includes a plurality of gate electrodes 124 projecting upward and an end portion 129 having a large area for contact with another layer or an external driving circuit.
- a gate driving circuit (not shown) for generating the gate signals may be mounted on a flexible printed circuit (FPC) film (not shown), which may be attached to the substrate 110 , directly mounted on the substrate 110 , or integrated onto the substrate 110 .
- Gate lines 121 may extend to be connected to a driving circuit that may be integrated on the substrate 110 .
- Storage electrode lines 131 are supplied with a predetermined voltage and each of storage electrode lines 131 includes a stem extending substantially parallel to gate lines 121 and a plurality of rectangular storage electrodes 133 a , 133 b and 133 c branched from the stem. Each of storage electrode lines 131 is disposed between two adjacent gate lines 121 and the stem is close to upper one of the two adjacent gate lines 121 . As shown in FIG. 3 , each of the storage electrodes includes two longitudinal portions 133 a and 133 b connected to the stem and a transverse portion 133 c connected to the ends of the longitudinal portions. However, storage electrode lines 131 may have various shapes and arrangements.
- Gate lines 121 and storage electrode lines 131 may be preferably made of Al containing metal such as Al and Al alloy, Ag containing metal such as Ag and Ag alloy, Cu containing metal such as Cu and Cu alloy, Mo containing metal such as Mo and Mo alloy, Cr, Ta, or Ti. However, they may have a multi-layered structure including two conductive films (not shown) having different physical characteristics. One of the two films may be made of low resistivity metal including Al containing metal, Ag containing metal, and Cu containing metal for reducing signal delay or voltage drop. The other film may be made of material such as Mo containing metal, Cr, Ta, or Ti, which has good physical, chemical, and electrical contact characteristics with other materials such as indium tin oxide (ITO) or indium zinc oxide (IZO).
- ITO indium tin oxide
- IZO indium zinc oxide
- gate lines 121 and storage electrode lines 131 may be made of various metals or conductors.
- gate lines 121 and storage electrode lines 131 are inclined relative to a surface of the substrate 110 , and the inclination angle thereof ranges about 30-80 degrees.
- Agate insulating layer 140 is formed on gate lines 121 and storage electrode lines 131 .
- the gate insulating layer 140 may be made of silicon oxide that may have a surface treated with octadecyl-trichloro-silane (OTS).
- OTS octadecyl-trichloro-silane
- the gate insulating layer 140 may be made of an inorganic insulator such as silicon nitride, or an organic insulator such as maleimide-styrene, polyvinylphenol (PVP), and modified cyanoethyl pullulan (m-CEP).
- Gate insulating layer 140 has a plurality of contact holes 181 exposing the end portions 129 of gate lines 121 .
- a plurality of data lines 171 , a plurality of drain electrodes 175 , and a plurality of intermediate layers 71 are formed on the gate insulating layer 140 .
- Data lines 171 transmit data signals and extend substantially in the longitudinal direction to intersect gate lines 121 .
- Each of data lines 171 also intersects storage electrode lines 131 and runs between adjacent storage electrodes 133 a , 133 b and 133 c .
- Each data line 171 includes a plurality of source electrodes 173 projecting toward the gate electrodes 124 and an end portion 179 having a large area for contact with another layer or an external driving circuit.
- a data driving circuit (not shown) for generating the data signals may be mounted on a FPC film (not shown), which may be attached to the substrate 110 , directly mounted on the substrate 110 , or integrated onto the substrate 110 .
- Data lines 171 extend to be connected to a driving circuit that may be integrated on the substrate 110 .
- the drain electrodes 175 are separated from data lines 171 and disposed opposite source electrodes 173 with respect to gate electrodes 124 .
- Intermediate layers 71 are connected to the end portions 129 of the gate lines 129 through contact holes 181 and fully cover exposed portions of end portions 129 .
- Data lines 171 , drain electrodes 175 , and intermediate layers 71 include two conductive films, a lower film 171 p , 175 p and 71 p and an upper film 171 q , 175 q and 71 q disposed thereon, which have different physical characteristics.
- the lower film 171 p , 175 p and 71 p may be made of low resistivity metal including Al containing metal, Ag containing metal, Cu containing metal such as Cu and Cu alloy, Mo containing metal, and Cr containing metal, for reducing signal delay or voltage drop.
- the upper film 171 q , 175 q and 71 q may be made of material selected in consideration of the characteristics of the organic semiconductor, as follows.
- the difference in the work function between an organic semiconductor and the material for the upper film 171 q , 175 q and 71 q may be so small that charge carriers can be effectively injected into the organic semiconductor from a source electrode 173 or a drain electrode 175 .
- a Schottky barrier generated between the organic semiconductor and the upper film 171 q , 175 q and 71 q may obstruct the injection and the transport of the charge carriers.
- Examples of such a material for the upper film 171 q , 175 q and 71 q include ITO and IZO.
- ITO and IZO has a work function equal to about 4.5-5.0 eV, which is slightly different from an organic semiconductor having a work function equal to about 5.0-5.5 eV. Therefore, ITO and IZO can form an ohmic contact with the organic semiconductor to effectively inject charge carriers into the organic semiconductor.
- ITO and IZO have good adhesion with the organic semiconductor.
- a plurality of organic semiconductor islands 154 are formed on source electrodes 173 , drain electrodes 175 , and gate insulating layer 140 .
- Organic semiconductor islands 154 may be formed by deposition including spin coating and by lithography with or without etch.
- organic semiconductor islands 154 may include a high molecular compound or a low molecular compound, which is soluble in an aqueous solution or organic solvent.
- organic semiconductor islands 154 can be formed by (inkjet) printing and a partition (not shown) for confining organic semiconductor islands 154 may be required.
- Organic semiconductor islands 154 may be made of, or from derivatives of, tetracene or pentacene with substituent. Alternatively, organic semiconductor islands 154 may be made of oligothiophene including four to eight thiophenes connected at the positions 2 , 5 of thiophene rings.
- Organic semiconductor islands 154 may be made of perylenetetracarboxylic dianhydride (PTCDA), naphthalenetetracarboxylic dianhydride (NTCDA), or their imide derivatives. Alternatively, organic semiconductor islands 154 may be made of metallized phthalocyanine or halogenated derivatives thereof. The metallized phthalocyanine may include Cu, Co, Zn, etc. Organic semiconductor islands 154 may also be made of perylene, coronene or derivatives thereof with a substituent.
- PTCDA perylenetetracarboxylic dianhydride
- NTCDA naphthalenetetracarboxylic dianhydride
- organic semiconductor islands 154 may be made of metallized phthalocyanine or halogenated derivatives thereof. The metallized phthalocyanine may include Cu, Co, Zn, etc.
- Organic semiconductor islands 154 may also be made of perylene, coronene or derivatives thereof with a substituent.
- a gate electrode 124 , a source electrode 173 , and a drain electrode 175 along with an organic semiconductor island 154 form an organic TFT having a channel formed in the organic semiconductor island 154 disposed between the source electrode 173 and the drain electrode 175 .
- a plurality of passivation islands 164 are formed on organic semiconductor islands 154 .
- Each of the passivation islands 164 has substantially the same planar shape as the underlying organic semiconductor island 154 and includes a lower passivation layer 164 p and an upper passivation layer 164 q.
- the lower passivation layer 164 p may be made of organic insulating material that can be deposited at a low temperature.
- organic insulating material such as fluorine based polymer or parylene that can be formed at room temperature or a low temperature.
- the lower passivation layer 164 p protects organic semiconductor islands 154 from being damaged in the manufacturing process.
- the upper passivation layer 164 q may be made of ITO or IZO that can be formed at a low temperature lower than about 130° C. to reduce the effect of the forming step thereof on the organic semiconductor island 154 .
- the upper passivation layer 164 q serves as an etch mask for forming the lower passivation layer 164 p having weak compatibility with a photoresist.
- Each pair of a passivation island 164 and a semiconductor island 154 has a contact hole exposing a drain electrode 175 disposed thereon.
- a plurality of pixel electrodes 191 , a plurality of subsidiary data lines 192 , and a plurality of contact assistants 81 and 82 are formed on the passivation islands 164 , exposed portions of the gate insulating layer 140 and data lines 171 , and the intermediate layers 71 . They may be made of transparent conductor such as ITO or IZO or reflective conductor such as Ag, Al, Cr, or alloys thereof.
- the pixel electrodes 191 are physically and electrically connected to the drain electrodes 175 through the contact holes 185 such that the pixel electrodes 191 receive data voltages from the drain electrodes 175 .
- the pixel electrodes 191 supplied with the data voltages generate electric fields in cooperation with a common electrode (not shown) of an opposing display panel (not shown) supplied with a common voltage, which determine the orientations of liquid crystal molecules (not shown) of a liquid crystal layer (not shown) disposed between the two electrodes.
- a pixel electrode 191 and the common electrode flow a current in a light emitting layer (not shown) to emit light.
- a pixel electrode 191 overlaps a storage electrode line 131 including storage electrodes 133 a , 133 b and 133 c to form a capacitor.
- the subsidiary data lines 192 extend along data lines 171 and overlap data lines 171 .
- the subsidiary data lines 192 is wider than data lines 171 to fully cover most portions of data lines 171 except for source electrodes 173 .
- the width of the subsidiary data lines 192 may be smaller than that of data lines 171 . It is preferable that the distance between the subsidiary data lines 192 and the pixel electrodes 191 is small for increasing the aperture ratio.
- the subsidiary data lines 171 protect data lines 171 and prevent data lines 171 from contacting an overlying layer such as a liquid crystal layer (not shown), etc.
- the contact assistants 81 cover and contact the intermediate layers 71 and are electrically connected to the end portions 129 of gate lines 121 .
- the contact assistants 82 cover, contact, and are connected to the end portions 179 of data lines 171 .
- the contact assistants 81 and 82 protect the end portions 129 and 179 and enhance the adhesion between the end portions 129 and 179 and external devices.
- a protection layer (not shown) may be formed on the pixel electrodes 191 and the subsidiary data lines 192 .
- FIGS. 3, 5 and 7 are layout view of the organic TFT array panel shown in FIGS. 1 and 2 in intermediate steps of a manufacturing method thereof according to an embodiment of the present invention
- FIG. 4 is a sectional view of the organic TFT array panel shown in FIG. 3 taken along line IV-IV
- FIG. 6 is a sectional view of the organic TFT array panel shown in FIG. 5 taken along line VI-VI
- FIG. 8 is a sectional view of the organic TFT array panel shown in FIG. 7 taken along line VIII-VIII.
- a plurality of gate lines 121 including gate electrodes 124 and end portions 129 and a plurality of storage electrode lines 131 including storage electrodes 133 a , 133 b and 133 c are formed on an insulating substrate 110 such as transparent glass or plastic.
- a gate insulating layer 140 is spin coated on gate lines 121 and storage electrode lines 131 , and subjected to light-exposure and development to form a plurality of contact holes 181 exposing the end portions 129 of gate lines 121 .
- a lower film of Mo alloy and an upper film of ITO are sequentially sputtered on the gate insulating layer 140 , and etched using a single etchant to form a plurality of data lines 171 including source electrodes 173 and end portions, a plurality of drain electrodes 175 , and a plurality of intermediate layers 71 .
- the lower and upper films of data lines 171 , source electrodes 173 , the drain electrodes 175 , the end portions 179 , and the intermediate layers 71 are denoted by additional characters p and q, respectively.
- An organic semiconductor layer preferably made of pentacene is spin coated on data lines 171 , the drain electrodes 175 , the intermediate layers 71 , and the gate insulating layer 140 .
- a lower passivation film preferably including parylene is spin coated at a low temperature. The lower passivation film protects the organic semiconductor layer.
- an upper passivation film preferably including ITO or IZO is sputtered on the lower passivation film at a temperature lower than about 130° C., for example from a room temperature of about 25° C. to a temperature of about 130° C. such that the organic semiconductor layer may not be affected by the deposition of the upper passivation film.
- the upper passivation film is subjected to photolithography and etch to form a plurality of upper layers 164 q of passivation islands 164 q , and then the lower passivation film and the organic semiconductor film are dry etched in sequence by using the upper passivation layers 164 q as an etch mask to form a plurality of lower passivation layers 164 p and a plurality of organic semiconductor islands 154 .
- a plurality of contact holes 185 exposing the drain electrodes 175 are formed at and organic semiconductor islands 154 and passivation islands 164 including the upper passivation layers 164 q and the lower passivation layers 164 p.
- the upper passivation layers 164 q that can be processed at a low temperature serve as a mask for patterning the organic semiconductor layer, the chemical attack into organic semiconductor islands 154 can be prevented.
- a plurality of pixel electrodes 191 , a plurality of subsidiary data lines 192 , and a plurality of contact assistants 81 and 82 are formed.
- the pixel electrodes 191 , the subsidiary data lines 192 , and the contact assistants 81 and 82 may be made of ITO or IZO that can be formed at a low temperature and etched by weak basic etchant not to affect organic semiconductor islands 154 .
- Upper passivation layers 164 q and the upper film 171 q , 175 q and 71 q of data lines 171 , the drain electrodes 175 , and the intermediate layers 71 may be made of materials having etch selectivity with the material of the pixel electrodes 191 , the contact assistants 81 and 82 , and the subsidiary data lines 191 . Then, the upper passivation layers 164 q and the upper film 171 q , 175 q and 71 q may not be etched when the pixel electrodes 191 , etc., are formed. In addition, the upper passivation layers 164 q and the upper film 171 q , 175 q and 71 q may have etch selectivity.
- the upper film 171 q , 175 q and 71 q , the upper passivation layers 164 q , and the pixel electrodes 191 may be made of (poly)crystalline ITO, IZO, and amorphous ITO.
- the upper passivation layers 164 q , the upper film 171 q , 175 q and 71 q , and the pixel electrodes 191 may have no etch selectivity, and in this case, portions of the upper passivation layers 164 q and the upper film 171 q , 175 q and 71 q may be removed during the etch of the pixel electrodes 191 , etc.
- the data lines, the source electrodes, and the drain electrodes can be formed from a single layer, the number of the process steps and the masks may be reduced with maintaining the low resistance of the data lines and the characteristics of the organic TFTs.
- the present invention can be employed to any display devices including LCD and OLED display.
Abstract
An organic thin film transistor array panel according to an embodiment of the present invention includes forming a gate line on an insulating plastic or glass substrate; forming a gate insulating layer on the gate line; forming a data line and a drain electrode on the gate insulating layer, the data line and the drain electrode comprising a first conductive film and a second conductive film of indium tin oxide (ITO) or indium zinc oxide (IZO) that has a work function similar to that of the organic semiconductor that is deposited overlapping the data line and the drain electrode; forming a passivation layer on the organic semiconductor; and forming a pixel electrode connected to the drain electrode on the passivation and the gate insulating layer.
Description
- This Application claims priority from Korean patent application number 10-2005-0069351 filed on Jul. 29, 2005, and all the benefits accruing therefrom under 35 U.S.C. §119, the contents of which are incorporated by reference herein.
- The present invention relates to an organic thin film transistor array panel and a manufacturing method thereof.
- Organic thin film transistors (OTFT) employ an organic active layer instead of inorganic semiconductor such as silicon. Since an organic semiconductor can be easily deposited at a low temperature by a solution process, etc., it is more suitable for large flat panel displays than inorganic semiconductor that use chemical vapor deposition. In addition, since organic material can be easily formed of fiber or film, OTFTs can be used with flexible display devices.
- However, the manufacturing process for an organic semiconductor is more sensitive to process conditions than for inorganic semiconductors. Moreover, organic semiconductor may generate a Schottky barrier between the low resistivity material conventionally used for contacts at the source/drain electrode metal which alter the characteristics of the OTFT.
- Accordingly, conventional OTFT array panels may have complicated layered structures and need additional process steps for reducing the degradation of OTFTs.
- In accordance with the principles of the invention, the difference in work function between an organic semiconductor layer deposited on a source or a drain electrode is taken into account to avoid generation of a Schottky barrier so that the injection and transport of charge carriers is not obstructed. An organic thin film transistor array panel according to an embodiment of the present invention includes forming a gate line on an insulating plastic or glass substrate; forming a gate insulating layer on the gate line; forming a data line and a drain electrode on the gate insulating layer, the data line and the drain electrode comprising a first conductive film and a second conductive film of indium tin oxide (ITO) or indium zinc oxide (IZO) that has a work function similar to that of the organic semiconductor that is deposited overlapping the data line and the drain electrode; forming a passivation layer on the organic semiconductor; and forming a pixel electrode connected to the drain electrode on the passivation and the gate insulating layer. The gate electrode, source electrode, and drain electrode along with an organic semiconductor island form an organic TFT having a channel formed in the organic semiconductor island disposed between the source electrode and the drain electrode.
- The formation of the passivation layer may include: forming a first passivation layer comprising organic material; and forming a second passivation layer comprising ITO or IZO on the first passivation layer. The organic semiconductor and the first passivation layer may be formed by a solution process advantageously performed at a temperature of about 25° C. to about 130° C.
- The formation of the organic semiconductor and the formation of the passivation may include: depositing an organic semiconductor layer, a first passivation film, and a second passivation film in sequence; etching the second passivation film to form the second passivation layer; and etching the first passivation film and the organic semiconductor layer by using the second passivation layer as an etch mask to form the first passivation layer and the organic semiconductor. The first passivation layer and the organic semiconductor may be dry etched.
- The present invention will become more apparent from the ensuing description when read together with the drawing, in which:
-
FIG. 1 is a layout view of a TFT array panel for a liquid crystal display according to an embodiment of the present invention; -
FIG. 2 is a sectional view of the TFT array panel shown inFIG. 1 taken along the line II-II; -
FIGS. 3, 5 and 7 are layout view of the organic TFT array panel shown inFIGS. 1 and 2 in intermediate steps of a manufacturing method thereof according to an embodiment of the present invention; -
FIG. 4 is a sectional view of the organic TFT array panel shown inFIG. 3 taken along line IV-IV; -
FIG. 6 is a sectional view of the organic TFT array panel shown inFIG. 5 taken along line VI-VI; and -
FIG. 8 is a sectional view of the organic TFT array panel shown inFIG. 7 taken along line VIII-VIII. - In the drawings, the thickness of layers and regions are exaggerated for clarity. Like numerals refer to like elements throughout. It will be understood that when an element such as a layer, region or substrate is referred to as being “on” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” another element, there are no intervening elements present.
-
FIG. 1 is a layout view of a TFT array panel for a liquid crystal display according to an embodiment of the present invention, andFIG. 2 is a sectional view of the TFT array panel shown inFIG. 1 taken along the line II-II. A plurality ofgate lines 121 and a plurality ofstorage electrode lines 131 are formed on an insulating substrate 110 such as transparent glass or plastic. -
Gate lines 121 transmit gate signals and extend substantially in a transverse direction. Each ofgate lines 121 includes a plurality ofgate electrodes 124 projecting upward and anend portion 129 having a large area for contact with another layer or an external driving circuit. A gate driving circuit (not shown) for generating the gate signals may be mounted on a flexible printed circuit (FPC) film (not shown), which may be attached to the substrate 110, directly mounted on the substrate 110, or integrated onto the substrate 110.Gate lines 121 may extend to be connected to a driving circuit that may be integrated on the substrate 110. -
Storage electrode lines 131 are supplied with a predetermined voltage and each ofstorage electrode lines 131 includes a stem extending substantially parallel togate lines 121 and a plurality ofrectangular storage electrodes storage electrode lines 131 is disposed between twoadjacent gate lines 121 and the stem is close to upper one of the twoadjacent gate lines 121. As shown inFIG. 3 , each of the storage electrodes includes twolongitudinal portions transverse portion 133 c connected to the ends of the longitudinal portions. However,storage electrode lines 131 may have various shapes and arrangements. -
Gate lines 121 andstorage electrode lines 131 may be preferably made of Al containing metal such as Al and Al alloy, Ag containing metal such as Ag and Ag alloy, Cu containing metal such as Cu and Cu alloy, Mo containing metal such as Mo and Mo alloy, Cr, Ta, or Ti. However, they may have a multi-layered structure including two conductive films (not shown) having different physical characteristics. One of the two films may be made of low resistivity metal including Al containing metal, Ag containing metal, and Cu containing metal for reducing signal delay or voltage drop. The other film may be made of material such as Mo containing metal, Cr, Ta, or Ti, which has good physical, chemical, and electrical contact characteristics with other materials such as indium tin oxide (ITO) or indium zinc oxide (IZO). Good examples of the combination of the two films are a lower Cr film and an upper Al (alloy) film and a lower Al (alloy) film and an upper Mo (alloy) film. However,gate lines 121 andstorage electrode lines 131 may be made of various metals or conductors. - The lateral sides of
gate lines 121 andstorage electrode lines 131 are inclined relative to a surface of the substrate 110, and the inclination angle thereof ranges about 30-80 degrees. - Agate insulating
layer 140 is formed ongate lines 121 andstorage electrode lines 131. Thegate insulating layer 140 may be made of silicon oxide that may have a surface treated with octadecyl-trichloro-silane (OTS). However, thegate insulating layer 140 may be made of an inorganic insulator such as silicon nitride, or an organic insulator such as maleimide-styrene, polyvinylphenol (PVP), and modified cyanoethyl pullulan (m-CEP).Gate insulating layer 140 has a plurality ofcontact holes 181 exposing theend portions 129 ofgate lines 121. - A plurality of
data lines 171, a plurality ofdrain electrodes 175, and a plurality ofintermediate layers 71 are formed on thegate insulating layer 140.Data lines 171 transmit data signals and extend substantially in the longitudinal direction to intersectgate lines 121. Each ofdata lines 171 also intersectsstorage electrode lines 131 and runs betweenadjacent storage electrodes data line 171 includes a plurality ofsource electrodes 173 projecting toward thegate electrodes 124 and anend portion 179 having a large area for contact with another layer or an external driving circuit. A data driving circuit (not shown) for generating the data signals may be mounted on a FPC film (not shown), which may be attached to the substrate 110, directly mounted on the substrate 110, or integrated onto the substrate 110.Data lines 171 extend to be connected to a driving circuit that may be integrated on the substrate 110. - The
drain electrodes 175 are separated fromdata lines 171 and disposedopposite source electrodes 173 with respect togate electrodes 124.Intermediate layers 71 are connected to theend portions 129 of thegate lines 129 throughcontact holes 181 and fully cover exposed portions ofend portions 129. -
Data lines 171,drain electrodes 175, andintermediate layers 71 include two conductive films, alower film upper film - The
lower film upper film - The difference in the work function between an organic semiconductor and the material for the
upper film source electrode 173 or adrain electrode 175. When the difference in the work function therebetween is large, a Schottky barrier generated between the organic semiconductor and theupper film - Examples of such a material for the
upper film - Since
data line 171 andsource electrode 173 anddrain electrode 175 are disposed on the same layer, the number of the process steps and the masks for manufacturing the organic TFT array panel can be reduced. - In
FIG. 2 , the lower and upper films ofsource electrodes 173 and endportions 179 are denoted by additional characters p and q, respectively. A plurality oforganic semiconductor islands 154 are formed onsource electrodes 173,drain electrodes 175, andgate insulating layer 140.Organic semiconductor islands 154 may be formed by deposition including spin coating and by lithography with or without etch. However,organic semiconductor islands 154 may include a high molecular compound or a low molecular compound, which is soluble in an aqueous solution or organic solvent. In this case,organic semiconductor islands 154 can be formed by (inkjet) printing and a partition (not shown) for confiningorganic semiconductor islands 154 may be required. -
Organic semiconductor islands 154 may be made of, or from derivatives of, tetracene or pentacene with substituent. Alternatively,organic semiconductor islands 154 may be made of oligothiophene including four to eight thiophenes connected at the positions 2, 5 of thiophene rings. -
Organic semiconductor islands 154 may be made of perylenetetracarboxylic dianhydride (PTCDA), naphthalenetetracarboxylic dianhydride (NTCDA), or their imide derivatives. Alternatively,organic semiconductor islands 154 may be made of metallized phthalocyanine or halogenated derivatives thereof. The metallized phthalocyanine may include Cu, Co, Zn, etc.Organic semiconductor islands 154 may also be made of perylene, coronene or derivatives thereof with a substituent. - A
gate electrode 124, asource electrode 173, and adrain electrode 175 along with anorganic semiconductor island 154 form an organic TFT having a channel formed in theorganic semiconductor island 154 disposed between thesource electrode 173 and thedrain electrode 175. - A plurality of
passivation islands 164 are formed onorganic semiconductor islands 154. Each of thepassivation islands 164 has substantially the same planar shape as the underlyingorganic semiconductor island 154 and includes alower passivation layer 164 p and anupper passivation layer 164 q. - The
lower passivation layer 164 p may be made of organic insulating material that can be deposited at a low temperature. An example of such a material such as fluorine based polymer or parylene that can be formed at room temperature or a low temperature. Thelower passivation layer 164 p protectsorganic semiconductor islands 154 from being damaged in the manufacturing process. - The
upper passivation layer 164 q may be made of ITO or IZO that can be formed at a low temperature lower than about 130° C. to reduce the effect of the forming step thereof on theorganic semiconductor island 154. Theupper passivation layer 164 q serves as an etch mask for forming thelower passivation layer 164 p having weak compatibility with a photoresist. - Each pair of a
passivation island 164 and asemiconductor island 154 has a contact hole exposing adrain electrode 175 disposed thereon. - A plurality of
pixel electrodes 191, a plurality ofsubsidiary data lines 192, and a plurality ofcontact assistants passivation islands 164, exposed portions of thegate insulating layer 140 anddata lines 171, and the intermediate layers 71. They may be made of transparent conductor such as ITO or IZO or reflective conductor such as Ag, Al, Cr, or alloys thereof. - The
pixel electrodes 191 are physically and electrically connected to thedrain electrodes 175 through the contact holes 185 such that thepixel electrodes 191 receive data voltages from thedrain electrodes 175. Thepixel electrodes 191 supplied with the data voltages generate electric fields in cooperation with a common electrode (not shown) of an opposing display panel (not shown) supplied with a common voltage, which determine the orientations of liquid crystal molecules (not shown) of a liquid crystal layer (not shown) disposed between the two electrodes. According to another embodiment, apixel electrode 191 and the common electrode flow a current in a light emitting layer (not shown) to emit light. - A
pixel electrode 191 overlaps astorage electrode line 131 includingstorage electrodes - The
subsidiary data lines 192 extend alongdata lines 171 and overlap data lines 171. Thesubsidiary data lines 192 is wider thandata lines 171 to fully cover most portions ofdata lines 171 except forsource electrodes 173. However, the width of thesubsidiary data lines 192 may be smaller than that of data lines 171. It is preferable that the distance between thesubsidiary data lines 192 and thepixel electrodes 191 is small for increasing the aperture ratio. - The
subsidiary data lines 171protect data lines 171 and preventdata lines 171 from contacting an overlying layer such as a liquid crystal layer (not shown), etc. - The
contact assistants 81 cover and contact theintermediate layers 71 and are electrically connected to theend portions 129 of gate lines 121. Thecontact assistants 82 cover, contact, and are connected to theend portions 179 of data lines 171. Thecontact assistants end portions end portions pixel electrodes 191 and the subsidiary data lines 192. - Now, a method of manufacturing the TFT array panel shown in
FIGS. 1 and 2 according to an embodiment of the present invention will be described in detail with reference toFIGS. 3, 4 , 5, 6, 7 and 8 as well asFIGS. 1 and 2 .FIGS. 3, 5 and 7 are layout view of the organic TFT array panel shown inFIGS. 1 and 2 in intermediate steps of a manufacturing method thereof according to an embodiment of the present invention,FIG. 4 is a sectional view of the organic TFT array panel shown inFIG. 3 taken along line IV-IV,FIG. 6 is a sectional view of the organic TFT array panel shown inFIG. 5 taken along line VI-VI, andFIG. 8 is a sectional view of the organic TFT array panel shown inFIG. 7 taken along line VIII-VIII. - Referring to
FIGS. 3 and 4 , a plurality ofgate lines 121 includinggate electrodes 124 and endportions 129 and a plurality ofstorage electrode lines 131 includingstorage electrodes - Referring to
FIGS. 5 and 6 , agate insulating layer 140 is spin coated ongate lines 121 andstorage electrode lines 131, and subjected to light-exposure and development to form a plurality ofcontact holes 181 exposing theend portions 129 of gate lines 121. - Subsequently, a lower film of Mo alloy and an upper film of ITO are sequentially sputtered on the
gate insulating layer 140, and etched using a single etchant to form a plurality ofdata lines 171 includingsource electrodes 173 and end portions, a plurality ofdrain electrodes 175, and a plurality ofintermediate layers 71. In the figures, the lower and upper films ofdata lines 171,source electrodes 173, thedrain electrodes 175, theend portions 179, and theintermediate layers 71 are denoted by additional characters p and q, respectively. - An organic semiconductor layer preferably made of pentacene is spin coated on
data lines 171, thedrain electrodes 175, theintermediate layers 71, and thegate insulating layer 140. A lower passivation film preferably including parylene is spin coated at a low temperature. The lower passivation film protects the organic semiconductor layer. - Next, an upper passivation film preferably including ITO or IZO is sputtered on the lower passivation film at a temperature lower than about 130° C., for example from a room temperature of about 25° C. to a temperature of about 130° C. such that the organic semiconductor layer may not be affected by the deposition of the upper passivation film.
- Referring to
FIGS. 7 and 8 , the upper passivation film is subjected to photolithography and etch to form a plurality ofupper layers 164 q ofpassivation islands 164 q, and then the lower passivation film and the organic semiconductor film are dry etched in sequence by using the upper passivation layers 164 q as an etch mask to form a plurality oflower passivation layers 164 p and a plurality oforganic semiconductor islands 154. At this time, a plurality ofcontact holes 185 exposing thedrain electrodes 175 are formed at andorganic semiconductor islands 154 andpassivation islands 164 including the upper passivation layers 164 q and thelower passivation layers 164 p. - Since the upper passivation layers 164 q that can be processed at a low temperature serve as a mask for patterning the organic semiconductor layer, the chemical attack into
organic semiconductor islands 154 can be prevented. - Finally, a plurality of
pixel electrodes 191, a plurality ofsubsidiary data lines 192, and a plurality ofcontact assistants pixel electrodes 191, thesubsidiary data lines 192, and thecontact assistants organic semiconductor islands 154. - Upper passivation layers 164 q and the
upper film data lines 171, thedrain electrodes 175, and theintermediate layers 71 may be made of materials having etch selectivity with the material of thepixel electrodes 191, thecontact assistants upper film pixel electrodes 191, etc., are formed. In addition, the upper passivation layers 164 q and theupper film upper film pixel electrodes 191 may be made of (poly)crystalline ITO, IZO, and amorphous ITO. - However, the upper passivation layers 164 q, the
upper film pixel electrodes 191 may have no etch selectivity, and in this case, portions of the upper passivation layers 164 q and theupper film pixel electrodes 191, etc. - Since the data lines, the source electrodes, and the drain electrodes can be formed from a single layer, the number of the process steps and the masks may be reduced with maintaining the low resistance of the data lines and the characteristics of the organic TFTs. The present invention can be employed to any display devices including LCD and OLED display.
- Although preferred embodiments of the present invention have been described it will be apparent to those skilled in the art that modifications of the basic inventive concepts herein taught may be made without, however, departing from the spirit and scope of the invention.
Claims (23)
1. An organic thin film transistor array panel comprising:
a gate line formed on a substrate;
a gate insulating layer formed on the gate line;
a data line and a drain electrode formed on the gate insulating layer; and
an organic semiconductor formed on the data line and the drain electrode, said data line and said drain electrode having formed thereon at least one conductive film comprising ITO or IZO.
2. An organic thin film transistor array panel of claim 1 further comprising a conductivity film adhering over said data line and said drain electrode and beneath said one conductive film.
3. An organic thin film transistor array panel of claim 2 wherein said conductivity film comprises a metal having a resistivity lower than said one conductive film.
4. An organic thin film transistor array panel of claim 3 further comprising:
a passivation formed on the organic semiconductor; and
a pixel electrode connected to the drain electrode.
5. The organic thin film transistor array panel of claim 1 , wherein the conductive film comprises at least one of Mo, Mo alloy, Cr, Cr alloy, Al, Al alloy, Cu, Cu alloy, Al, and Al alloy.
6. The organic thin film transistor array panel of claim 4 , wherein the passivation comprises a first passivation layer and a second passivation layer comprising different materials.
7. The organic thin film transistor array panel of claim 6 , wherein the first passivation layer comprises organic material.
8. The organic thin film transistor array panel of claim 6 , wherein the first passivation layer comprises a fluorine based polymer or parylene.
9. The organic thin film transistor array panel of claim 6 , wherein the second passivation layer comprises ITO or IZO.
10. The organic thin film transistor array panel of claim 6 , wherein the organic semiconductor, the first passivation layer, and the second passivation layer have substantially the same planar shape.
11. The organic thin film transistor array panel of claim 6 , wherein the organic semiconductor, the first passivation layer, and the second passivation layer have a contact hole, and the pixel electrode and the drain electrode are connected to each other through the contact hole.
12. The organic thin film transistor array panel of claim 4 , further comprising a subsidiary data line covering the data line.
13. The organic thin film transistor array panel of claim 12 , wherein the subsidiary data line and the pixel electrode comprise the same material.
14. The organic thin film transistor array panel of claim 4 , further comprising a protection film disposed on the pixel electrode.
15. A method of manufacturing an organic thin film transistor array panel, the method comprising:
forming a gate line on the substrate;
forming a gate insulating layer on the gate line;
forming a data line and a drain electrode on the gate insulating layer, the data line and the drain electrode comprising a first conductive film and a second conductive film of ITO or IZO;
forming an organic semiconductor overlapping the data line and the drain electrode;
forming a passivation on the organic semiconductor; and
forming a pixel electrode connected to the drain electrode on the passivation and the gate insulating layer.
16. The method of claim 15 , wherein the formation of the passivation comprises:
forming a first passivation layer comprising organic material; and
forming a second passivation layer comprising ITO or IZO on the first passivation layer.
17. The method of claim 16 , wherein the organic semiconductor and the first passivation layer are formed by a solution process.
18. The method of claim 16 , wherein the formation of the second passivation layer is performed at a temperature of about 25° C. to about 130° C.
19. The method of claim 16 , wherein the formation of the organic semiconductor and the formation of the passivation comprise:
depositing an organic semiconductor layer, a first passivation film, and a second passivation film in sequence;
etching the second passivation film to form the second passivation layer; and
etching the first passivation film and the organic semiconductor layer by using the second passivation layer as an etch mask to form the first passivation layer and the organic semiconductor.
20. The method of claim 19 , wherein the first passivation layer and the organic semiconductor are dry etched.
21. The method of claim 16 , wherein both the first conductive film and the second conductive film are etched by using an etchant.
22. The method of claim 16 , further comprising:
forming a protection layer after the pixel electrode is formed.
23. An organic thin film transistor array panel comprising:
a gate line formed on a substrate;
a gate insulating layer formed on the gate line;
a data line and a drain electrode formed on the gate insulating layer; and
an organic semiconductor formed on the data line and the drain electrode, said data line and said drain electrode having formed thereon at least one conductive film which takes into account the work function of said organic semiconductor to avoid obstruction of carrier injection thereto.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020050069351A KR20070014579A (en) | 2005-07-29 | 2005-07-29 | Organic thin film transistor array panel and method for manufacturing the same |
KR10-2005-0069351 | 2005-07-29 |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070024766A1 true US20070024766A1 (en) | 2007-02-01 |
Family
ID=37674402
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/495,835 Abandoned US20070024766A1 (en) | 2005-07-29 | 2006-07-28 | Organic thin film transistor display panel |
Country Status (5)
Country | Link |
---|---|
US (1) | US20070024766A1 (en) |
JP (1) | JP2007043159A (en) |
KR (1) | KR20070014579A (en) |
CN (1) | CN1905203A (en) |
TW (1) | TW200711143A (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080239189A1 (en) * | 2007-03-28 | 2008-10-02 | Toppan Printing Co., Ltd. | Thin film transistor array, method for manufacturing the same and active matrix display |
WO2009146850A1 (en) * | 2008-05-30 | 2009-12-10 | Polyic Gmbh & Co. Kg | Electronic circuit |
US20110121302A1 (en) * | 2009-11-24 | 2011-05-26 | Yul-Kyu Lee | Organic light emitting display apparatus and method of manufacturing the same |
US20110171447A1 (en) * | 2004-08-03 | 2011-07-14 | Ahila Krishnamoorthy | Compositions, layers and films for optoelectronic devices, methods of production and uses thereof |
US8557877B2 (en) | 2009-06-10 | 2013-10-15 | Honeywell International Inc. | Anti-reflective coatings for optically transparent substrates |
US20140183519A1 (en) * | 2012-03-05 | 2014-07-03 | Boe Technology Group Co. Ltd. | Thin film transistor array substrate, method for manufacturing the same and electronic device |
US8864898B2 (en) | 2011-05-31 | 2014-10-21 | Honeywell International Inc. | Coating formulations for optical elements |
US20160284853A1 (en) * | 2013-11-15 | 2016-09-29 | Evonik Degussa Gmbh | Low contact resistance thin film transistor |
US10544329B2 (en) | 2015-04-13 | 2020-01-28 | Honeywell International Inc. | Polysiloxane formulations and coatings for optoelectronic applications |
US10910232B2 (en) | 2017-09-29 | 2021-02-02 | Samsung Display Co., Ltd. | Copper plasma etching method and manufacturing method of display panel |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007318025A (en) * | 2006-05-29 | 2007-12-06 | Dainippon Printing Co Ltd | Organic semiconductor element and manufacturing method thereof element |
KR101198218B1 (en) | 2006-06-19 | 2012-11-07 | 엘지디스플레이 주식회사 | Array substrate for liquid crystal display device and method for fabricating the same |
JP5521270B2 (en) * | 2007-02-21 | 2014-06-11 | 凸版印刷株式会社 | THIN FILM TRANSISTOR ARRAY, METHOD FOR PRODUCING THIN FILM TRANSISTOR ARRAY, AND ACTIVE MATRIX DISPLAY USING THIN FILM TRANSISTOR ARRAY |
US7858513B2 (en) * | 2007-06-18 | 2010-12-28 | Organicid, Inc. | Fabrication of self-aligned via holes in polymer thin films |
KR101767864B1 (en) * | 2008-09-12 | 2017-08-11 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | Semiconductor device and manufacturing method thereof |
TWI469224B (en) * | 2008-10-20 | 2015-01-11 | Ind Tech Res Inst | Organic thin film transistor and fabricating the same |
TWI471946B (en) * | 2010-11-17 | 2015-02-01 | Innolux Corp | Thin film transistors |
CN102629620B (en) * | 2011-05-16 | 2015-04-01 | 京东方科技集团股份有限公司 | Organic thin film transistor array substrate and manufacturing method thereof |
JP5834488B2 (en) * | 2011-05-18 | 2015-12-24 | 凸版印刷株式会社 | Liquid crystal display device with touch panel sensor and manufacturing method thereof |
CN102655154A (en) * | 2012-02-27 | 2012-09-05 | 京东方科技集团股份有限公司 | OTFT (Organic Thin Film Transistor) array substrate, display device and manufacturing method thereof |
CN102683593B (en) * | 2012-03-29 | 2015-02-18 | 京东方科技集团股份有限公司 | Manufacturing method of organic thin-film transistor array substrate |
CN103594521B (en) * | 2012-08-17 | 2017-03-01 | 瀚宇彩晶股份有限公司 | Semiconductor element |
JP6124668B2 (en) * | 2013-04-26 | 2017-05-10 | 三菱電機株式会社 | Thin film transistor substrate and manufacturing method thereof |
KR102059167B1 (en) * | 2013-07-30 | 2020-02-07 | 엘지디스플레이 주식회사 | Flexible Organic Electroluminescence Device and Method for fabricating of the same |
CN105140178B (en) * | 2015-07-24 | 2018-03-27 | 深圳市华星光电技术有限公司 | Organic thin film transistor array substrate and preparation method thereof |
CN107768241B (en) * | 2017-10-27 | 2020-03-10 | 合肥鑫晟光电科技有限公司 | Thin film transistor, manufacturing method thereof and display panel |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010041394A1 (en) * | 2000-03-13 | 2001-11-15 | Woon-Yong Park | Photolithography system and a method for fabricating a thin film transistor array substrate using the same |
US6344662B1 (en) * | 1997-03-25 | 2002-02-05 | International Business Machines Corporation | Thin-film field-effect transistor with organic-inorganic hybrid semiconductor requiring low operating voltages |
US6528819B2 (en) * | 2000-02-21 | 2003-03-04 | Lg. Philips Lcd Co., Ltd. | Method of fabricating an array substrate for an x-ray detector |
US20030117561A1 (en) * | 2001-12-20 | 2003-06-26 | In-Duk Song | Method of fabricating liquid crystal display device |
US20040012017A1 (en) * | 2002-07-17 | 2004-01-22 | Pioneer Corporation | Organic semiconductor device |
US20050140840A1 (en) * | 2003-12-26 | 2005-06-30 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing an organic semiconductor element |
US20050255622A1 (en) * | 2002-04-16 | 2005-11-17 | Masafumi Kokura | Substrate, liquid crystal display having the substrate, and method for producing substrate |
US20050287719A1 (en) * | 2004-06-14 | 2005-12-29 | Min-Seong Ryu | Organic thin film transistor array panel and manufacturing method thereof |
US20060081849A1 (en) * | 2004-10-15 | 2006-04-20 | Samsung Electronics Co., Ltd. | Organic thin film transistor array and manufacturing method thereof |
US20060131586A1 (en) * | 2004-12-17 | 2006-06-22 | Samsung Electronics Co., Ltd. | Organic thin film transistor array panel and manufacturing method thereof |
US7332743B2 (en) * | 2004-12-17 | 2008-02-19 | Samsung Electronics Co., Ltd. | Thin film transistor array panel and liquid crystal display |
-
2005
- 2005-07-29 KR KR1020050069351A patent/KR20070014579A/en not_active Application Discontinuation
-
2006
- 2006-07-28 US US11/495,835 patent/US20070024766A1/en not_active Abandoned
- 2006-07-28 TW TW095127627A patent/TW200711143A/en unknown
- 2006-07-31 JP JP2006207423A patent/JP2007043159A/en active Pending
- 2006-07-31 CN CNA2006101513325A patent/CN1905203A/en active Pending
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6344662B1 (en) * | 1997-03-25 | 2002-02-05 | International Business Machines Corporation | Thin-film field-effect transistor with organic-inorganic hybrid semiconductor requiring low operating voltages |
US6528819B2 (en) * | 2000-02-21 | 2003-03-04 | Lg. Philips Lcd Co., Ltd. | Method of fabricating an array substrate for an x-ray detector |
US20010041394A1 (en) * | 2000-03-13 | 2001-11-15 | Woon-Yong Park | Photolithography system and a method for fabricating a thin film transistor array substrate using the same |
US20030117561A1 (en) * | 2001-12-20 | 2003-06-26 | In-Duk Song | Method of fabricating liquid crystal display device |
US20050255622A1 (en) * | 2002-04-16 | 2005-11-17 | Masafumi Kokura | Substrate, liquid crystal display having the substrate, and method for producing substrate |
US20040012017A1 (en) * | 2002-07-17 | 2004-01-22 | Pioneer Corporation | Organic semiconductor device |
US20050140840A1 (en) * | 2003-12-26 | 2005-06-30 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing an organic semiconductor element |
US20050287719A1 (en) * | 2004-06-14 | 2005-12-29 | Min-Seong Ryu | Organic thin film transistor array panel and manufacturing method thereof |
US20060081849A1 (en) * | 2004-10-15 | 2006-04-20 | Samsung Electronics Co., Ltd. | Organic thin film transistor array and manufacturing method thereof |
US20060131586A1 (en) * | 2004-12-17 | 2006-06-22 | Samsung Electronics Co., Ltd. | Organic thin film transistor array panel and manufacturing method thereof |
US7332743B2 (en) * | 2004-12-17 | 2008-02-19 | Samsung Electronics Co., Ltd. | Thin film transistor array panel and liquid crystal display |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110171447A1 (en) * | 2004-08-03 | 2011-07-14 | Ahila Krishnamoorthy | Compositions, layers and films for optoelectronic devices, methods of production and uses thereof |
US8901268B2 (en) | 2004-08-03 | 2014-12-02 | Ahila Krishnamoorthy | Compositions, layers and films for optoelectronic devices, methods of production and uses thereof |
US20080239189A1 (en) * | 2007-03-28 | 2008-10-02 | Toppan Printing Co., Ltd. | Thin film transistor array, method for manufacturing the same and active matrix display |
US8164700B2 (en) * | 2007-03-28 | 2012-04-24 | Toppan Printing Co., Ltd. | Thin film transistor array, method for manufacturing the same and active matrix display |
KR101590509B1 (en) | 2008-05-30 | 2016-02-01 | 폴리아이씨 게엠베하 운트 코. 카게 | Electronic circuit |
US20110115101A1 (en) * | 2008-05-30 | 2011-05-19 | Alexander Knobloch | Electronic circuit |
US8350259B2 (en) | 2008-05-30 | 2013-01-08 | Polyic Gmbh & Co. Kg | Electronic circuit |
WO2009146850A1 (en) * | 2008-05-30 | 2009-12-10 | Polyic Gmbh & Co. Kg | Electronic circuit |
KR20110022628A (en) * | 2008-05-30 | 2011-03-07 | 폴리아이씨 게엠베하 운트 코. 카게 | Electronic circuit |
US8784985B2 (en) | 2009-06-10 | 2014-07-22 | Honeywell International Inc. | Anti-reflective coatings for optically transparent substrates |
US8557877B2 (en) | 2009-06-10 | 2013-10-15 | Honeywell International Inc. | Anti-reflective coatings for optically transparent substrates |
US8461591B2 (en) | 2009-11-24 | 2013-06-11 | Samsung Display Co., Ltd. | Organic light emitting display apparatus and method of manufacturing the same |
US20110121302A1 (en) * | 2009-11-24 | 2011-05-26 | Yul-Kyu Lee | Organic light emitting display apparatus and method of manufacturing the same |
US8864898B2 (en) | 2011-05-31 | 2014-10-21 | Honeywell International Inc. | Coating formulations for optical elements |
US20140183519A1 (en) * | 2012-03-05 | 2014-07-03 | Boe Technology Group Co. Ltd. | Thin film transistor array substrate, method for manufacturing the same and electronic device |
US8952387B2 (en) * | 2012-03-05 | 2015-02-10 | Boe Technology Group Co., Ltd. | Thin film transistor array substrate and method for manufacturing the same |
US20160284853A1 (en) * | 2013-11-15 | 2016-09-29 | Evonik Degussa Gmbh | Low contact resistance thin film transistor |
US9647133B2 (en) * | 2013-11-15 | 2017-05-09 | Evonik Degussa Gmbh | Low contact resistance thin film transistor |
US10544329B2 (en) | 2015-04-13 | 2020-01-28 | Honeywell International Inc. | Polysiloxane formulations and coatings for optoelectronic applications |
US10910232B2 (en) | 2017-09-29 | 2021-02-02 | Samsung Display Co., Ltd. | Copper plasma etching method and manufacturing method of display panel |
Also Published As
Publication number | Publication date |
---|---|
CN1905203A (en) | 2007-01-31 |
KR20070014579A (en) | 2007-02-01 |
JP2007043159A (en) | 2007-02-15 |
TW200711143A (en) | 2007-03-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20070024766A1 (en) | Organic thin film transistor display panel | |
US7800101B2 (en) | Thin film transistor having openings formed therein | |
US7342247B2 (en) | Organic semiconductor transistor with banks confining the semiconductor | |
US7993958B2 (en) | Organic thin film transistor array panel and manufacturing method thereof | |
US20070109457A1 (en) | Organic thin film transistor array panel | |
US7919778B2 (en) | Making organic thin film transistor array panels | |
US7838872B2 (en) | Organic thin film transistor array panel | |
KR101197053B1 (en) | Organic thin film transistor array panel and method for manufacturing the same | |
US7915074B2 (en) | Thin film transistor array panel and manufacturing method thereof | |
US20050287719A1 (en) | Organic thin film transistor array panel and manufacturing method thereof | |
JP5148086B2 (en) | Organic thin film transistor display panel | |
CN1983620B (en) | Organic thin film transistor array panel | |
US8399311B2 (en) | Thin film transistor array panel and method of manufacture | |
JP2006173616A (en) | Organic thin-film transistor indicating panel and method of manufacturing it | |
US20080038867A1 (en) | Method for manufacturing a thin film transistor array panel | |
US7759676B2 (en) | Thin film transistor array panel having groups of proximately located thin film transistors and manufacturing method thereof | |
US20060102954A1 (en) | Organic thin film transistor array panel and manufacturing method thereof | |
KR101251997B1 (en) | Thin film transistor array panel and method for manufacturing the same | |
US20080073648A1 (en) | Thin film transistor array panel and manufacturing method thereof | |
KR20080026236A (en) | Thin film transistor array panel and method for manufacturing the same | |
KR20080016192A (en) | Organic thin film transistor array panel and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SONG, KEUN-KYU;LEE, YONG-UK;REEL/FRAME:018110/0264 Effective date: 20060718 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |