US9653443B2 - Thermal performance structure for semiconductor packages and method of forming same - Google Patents
Thermal performance structure for semiconductor packages and method of forming same Download PDFInfo
- Publication number
- US9653443B2 US9653443B2 US14/181,367 US201414181367A US9653443B2 US 9653443 B2 US9653443 B2 US 9653443B2 US 201414181367 A US201414181367 A US 201414181367A US 9653443 B2 US9653443 B2 US 9653443B2
- Authority
- US
- United States
- Prior art keywords
- die
- heat dissipation
- dies
- connectors
- package substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5385—Assembly of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/14—Measuring as part of the manufacturing process for electrical parameters, e.g. resistance, deep-levels, CV, diffusions by electrical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13075—Plural core members
- H01L2224/1308—Plural core members being stacked
- H01L2224/13082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/1401—Structure
- H01L2224/1403—Bump connectors having different sizes, e.g. different diameters, heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/81005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/83001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/83005—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06565—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having the same size and there being no auxiliary carrier between the devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06589—Thermal management, e.g. cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
- H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1041—Special adaptations for top connections of the lowermost container, e.g. redistribution layer, integral interposer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1047—Details of electrical connections between containers
- H01L2225/1058—Bump or bump-like electrical connections, e.g. balls, pillars, posts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1076—Shape of the containers
- H01L2225/1082—Shape of the containers for improving alignment between containers, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
- H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
- H01L2225/1094—Thermal management, e.g. cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15158—Shape the die mounting substrate being other than a cuboid
- H01L2924/15159—Side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/15321—Connection portion the connection portion being formed on the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/162—Disposition
- H01L2924/16235—Connecting to a semiconductor or solid-state bodies, i.e. cap-to-chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/162—Disposition
- H01L2924/16251—Connecting to an item not being a semiconductor or solid-state body, e.g. cap-to-substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18162—Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect
Definitions
- individual semiconductor dies may formed and are initially isolated. These semiconductor dies may then be bonded together, and the resulting die stack may be connected to other package components such as package substrates (e.g., interposers, printed circuit boards, and the like) using connectors on a bottom die of the die stack.
- package substrates e.g., interposers, printed circuit boards, and the like
- top dies of a die stack may be electrically connected to the other package components through interconnect structures (e.g., through-substrate vias (TSVs)) in bottom dies of the die stack.
- interconnect structures e.g., through-substrate vias (TSVs)
- TSVs through-substrate vias
- existing 3DIC packages may include numerous limitations. For example, the bonded die stack and other package components may result in a large form factor and may require complex heat dissipation features.
- existing interconnect structures (e.g., TSVs) of the bottom die may be costly to manufacture and result in long conduction paths (e.g., signal/power paths) to top dies of the die stack.
- FIGS. 1A through 1N illustrate cross-sectional views of various intermediary stages of manufacturing a semiconductor package in accordance with some embodiments
- FIGS. 2A through 2D illustrate cross-sectional views of various intermediary stages of manufacturing a semiconductor package in accordance with some alternative embodiments
- FIG. 3 illustrates a cross-sectional view a semiconductor package in accordance with some alternative embodiments.
- FIGS. 4A through 4E illustrate cross-sectional views of a semiconductor package in accordance with some alternative embodiments.
- first and second features are formed in direct contact
- additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- spatially relative terms such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures.
- the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures.
- the apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
- Various embodiments may include a plurality of first dies (e.g., memory dies) electrically connected to one or more second dies (e.g., logic dies) through first input/output (I/O) pads and redistribution layers (RDLs) formed on the second dies.
- the resulting die stack may be bonded to another package component such as an interposer, package substrate, printed circuit board, and the like through second I/O pads and the RDLs of the second dies.
- the first and second I/O pads may be formed on a same surface of the second dies.
- a through-hole may be formed in the other package component, and the first dies may be disposed in the through-hole.
- a three-dimensional integrated circuit such as a chip on fan-out package may be made with a relatively small form factor at a relatively low cost and having relatively short conduction paths (e.g., signal/power paths).
- one or more heat dissipation features may be independently formed on opposite surfaces of the first and/or second dies.
- FIGS. 1A through 1N illustrate cross-sectional views of various intermediary stages of manufacturing an integrated circuit (IC) package 100 (see FIG. 1N ) in accordance with various embodiments.
- FIG. 1A illustrates a plurality of dies 10 .
- Dies 10 may include a substrate, active devices, and interconnect layers (not shown).
- the substrate may be a bulk silicon substrate although other semiconductor materials including group III, group IV, and group V elements may also be used.
- the substrate may be a silicon-on-insulator (SOI) substrate.
- Active devices such as transistors may be formed on the top surface of the substrate.
- Interconnect layers may be formed over the active devices and the substrate.
- the interconnect layers may include an inter-layer dielectric (ILD)/inter-metal dielectric layers (IMDs) formed over the substrate.
- ILD inter-layer dielectric
- IMDs inter-metal dielectric layers
- the ILD and IMDs may be formed of low-k dielectric materials having k values, for example, lower than about 4.0 or even about 2.8.
- the ILD and IMDs comprise silicon oxide, SiCOH, and the like.
- a contact layer 12 including one or more contact pads is formed over the interconnect structure and may be electrically coupled to the active devices through various metallic lines and vias in the interconnect layers.
- Contact pads in contact layer 12 may be made of a metallic material such as aluminum, although other metallic materials may also be used.
- a passivation layer (not shown) may be formed over contact layer 12 out of non-organic materials such as silicon oxide, un-doped silicate glass, silicon oxynitride, and the like. The passivation layer may extend over and cover edge portions of contact pads in contact layer 12 . Openings may be formed in portions of the passivation layer that cover the contact pads, exposing at least a portion of the contact pads in contact layer 12 .
- dies 10 may be formed by any suitable method and are not described in further detail herein. Furthermore, dies 10 may be formed in a wafer (not shown) and singulated. Functional testing may be performed on dies 10 . Thus, dies 10 in FIG. 1A may include only known good dies, which have passed one or more functional quality tests.
- dies 10 may be placed on a carrier 14 .
- Carrier 14 may be made of a suitable material, for example, glass or a carrier tape.
- Dies 10 may be affixed to carrier 14 through one or more adhesive layers (not shown).
- the adhesive layers may be formed of any temporary adhesive material such as ultraviolet (UV) tape, wax, glue, and the like.
- the adhesive layers may further include a die attach film (DAF), which may have optionally been formed under dies 10 prior to their placement on carrier 14 .
- DAF die attach film
- a molding compound 16 may be used to fill gaps between dies 10 and to cover top surfaces of dies 10 .
- Molding compound 16 may include any suitable material such as an epoxy resin, a molding underfill, and the like.
- Suitable methods for forming molding compound 16 may include compressive molding, transfer molding, liquid encapsulent molding, and the like.
- molding compound 16 may be dispensed between dies 10 in liquid form. A curing process may then be performed to solidify molding compound 16 .
- a planarization process such as a grinding process (e.g., a chemical-mechanical polish (CMP) or mechanical grinding) or etch back, may be performed on molding compound 16 to expose contact layer 12 (and any contact pads therein) on dies 10 .
- a planarization process such as a grinding process (e.g., a chemical-mechanical polish (CMP) or mechanical grinding) or etch back, may be performed on molding compound 16 to expose contact layer 12 (and any contact pads therein) on dies 10 .
- CMP chemical-mechanical polish
- etch back etch back
- FIG. 1E illustrates the formation of redistribution layers (RDLs) 18 over dies 10 and molding compound 16 .
- RDLs 18 may extend laterally past edges of dies 10 over molding compound 16 .
- RDLs 18 may include interconnect structures 20 formed in one or more polymer layers 22 .
- Polymer layers 22 may be formed of any suitable material (e.g., polyimide (PI), polybenzoxazole (PBO), benzocyclobuten (BCB), epoxy, silicone, acrylates, nano-filled pheno resin, siloxane, a fluorinated polymer, polynorbornene, and the like) using any suitable method, such as, a spin-on coating technique, and the like.
- PI polyimide
- PBO polybenzoxazole
- BCB benzocyclobuten
- Interconnect structures 20 may be formed in polymer layers 22 and electrically connected to contact layer 12 of dies 10 .
- the formation of interconnect structures 20 may include patterning polymer layers 22 (e.g., using a combination of photolithography and etching processes) and forming interconnect structures 20 (e.g., depositing a seed layer and using a mask layer to define the shape of interconnect structures 20 ) in the patterned polymer layers 22 .
- Interconnect structures 20 may be formed of copper or a copper alloy although other metals such as aluminum, gold, and the like may also be used.
- Interconnect structures 20 may be electrically connected to contact pads in contact layer 12 (and as a result, active devices) in dies 10 .
- FIGS. 1F and 1G illustrate the formation of connectors 24 and 26 over RDLs 18 .
- connectors 24 and 26 are formed on a same side of dies 10 (i.e., on a same surface of RDLs 18 ).
- Connectors 24 and 26 may be formed of any suitable material (e.g., copper, solder, and the like) using any suitable method.
- the formation of connectors 24 and 26 may first include the formation of under bump metallurgies (UBMs) 24 ′/ 26 ′ electrically connected to active devices in dies 10 through RDLs 18 .
- Connectors 24 and 26 may extend laterally past edges of dies 10 , forming fan-out interconnect structures.
- UBMs under bump metallurgies
- RDLs 18 may increase the number of connectors 24 and 26 (e.g., input/output pads) connected to dies 10 .
- the increased number of connectors 24 and 26 may allow for increased bandwidth, increased processing speed (e.g., due to shorter signaling paths), lower power consumption (e.g., due to shorter power conduction paths), and the like in subsequently formed IC packages (e.g., package 100 of FIG. 1N ).
- connectors 24 and 26 may vary in size.
- connectors 24 may be microbumps having a pitch of about 40 ⁇ m or more while connectors 26 may be controlled collapse chip connection (C4) bumps having a pitch of about 140 ⁇ m to about 150 ⁇ m.
- C4 controlled collapse chip connection
- connectors 24 and 26 may have different dimensions.
- connectors 24 may be formed prior to connectors 26 to allow for the size differences.
- connectors 24 and 26 may allow different electrical devices (e.g., having differently sized connectors) to be bonded to dies 10 .
- connectors 24 may be used to electrically connect dies 10 to one or more other device dies 28 (see FIG. 1H ), and connectors 26 may be used to electrically connect dies 10 to a package substrate 30 (e.g., a printed circuit board, interposer, and the like, see FIG. 1K ).
- a package substrate 30 e.g., a printed circuit board, interposer, and the like, see FIG. 1K .
- the different electrical devices may also be bonded to a same side of dies 10 .
- RDLs 18 a particular configuration of dies 10 and RDLs 18 is illustrated, alternative configurations may be applied (e.g., having a different number of RDLs 18 and/or connectors 24 / 26 ) in alternative embodiments.
- a plurality of dies 32 may be bonded to dies 10 through connectors 24 (e.g., by reflowing connectors 24 ) to form die stacks 10 / 32 .
- Dies 32 may be electrically connected to active devices in dies 10 through RDLs 18 .
- die stack 10 / 32 may include memory dies 32 (e.g., dynamic random access memory (DRAM) dies) bonded to dies 10 , which may be logic dies providing control functionality for memory dies 32 .
- DRAM dynamic random access memory
- other types of dies may be included in dies stacks 10 / 32 .
- underfill 34 may be dispensed between dies 32 and RDLs 18 around connectors 24 . Underfill 34 may provide support for connectors 24 .
- FIG. 1J illustrates the removal of carrier 14 from die stack 10 / 32 using any suitable method.
- dies 14 may be removed by exposing the adhesive layer to UV light.
- die stacks 10 / 34 may be singulated for packaging in an IC package.
- the singulation of die stacks 10 / 34 may include the use of a suitable pick-and-place tool.
- each die stack 10 / 32 may be bonded to a package substrate 30 through connectors 26 .
- a reflow may be performed on connectors 26 to bond die stack 10 / 32 to package substrate 30 .
- an underfill 46 may be dispensed between die stack 10 / 32 and package substrate 30 around connectors 26 .
- Underfill 46 may be substantially similar to underfill 34 .
- Package substrate 30 may be an interposer, a printed circuit board (PCB), and the like.
- package substrate 30 may include a core and one or more build-up layers disposed on either side of the core (not shown).
- Interconnect structures 38 e.g., conductive lines, vias, and/or through vias
- package substrate 30 may also be used.
- package substrate 30 may include a through hole 36 , which may be formed in package substrate 30 using an suitable method.
- through hole 36 may be formed using a laser drilling process.
- the configuration of package substrate 30 may be designed so that active interconnect structures 38 (e.g., power, ground, and/or signal layers) may be routed to avoid through hole 36 .
- active interconnect structures 38 e.g., power, ground, and/or signal layers
- through hole 36 may not substantially interfere with the functionality of package substrate 30 .
- dies 32 When die stack 10 / 34 is bonded to package substrate 30 , dies 32 may be disposed, at least partially, in through hole 36 . Thus, the bonded structure may advantageously have a relatively small form factor and higher bandwidth. Furthermore, dies 32 may be electrically connected to package substrate 30 through RDLs 18 and connectors 24 / 26 . In some embodiments, dies 10 may include fewer or be substantially free of through-substrate vias (TSVs) for electrically connecting dies 32 to package substrate 30 . The reduced number of TSVs may lower the cost of manufacturing dies 10 .
- TSVs through-substrate vias
- package substrate 30 may encircle die stack 10 / 32 . Dies 32 may be disposed in through hole 36 . Although through hole 36 is illustrated as being centrally located in package substrate 30 , through-hole 36 may be disposed in other portions of package substrate 30 depending on package configuration.
- Heat dissipation feature 40 is disposed over die 10 .
- Heat dissipation feature 40 may be disposed on a surface of die 10 opposite RDLs 18 , connectors 24 , and dies 32 .
- Heat dissipation feature 40 may be a contour lid having a high thermal conductivity, for example, between about 200 watts per meter kelvin (W/m ⁇ K) to about 400 W/m ⁇ K or more, and may be formed using a metal, a metal alloy, and the like.
- heat dissipation feature 40 may comprise metals and/or metal alloys such as Al, Cu, Ni, Co, combinations thereof, and the like.
- Heat dissipation feature 40 may also be formed of a composite material, for example silicon carbide, aluminum nitride, graphite, and the like. In some embodiments, heat dissipation feature 40 may also extend over surfaces of molding compound 16 .
- package 100 Compared to conventional 3DICs, where package substrate 30 and dies 32 would be disposed on opposing sides of die 10 , package 100 provides die 10 with a surface 10 ′, which may not be used to electrically connect to dies 32 or substrate 30 . Thus, heat dissipation feature 40 may be directly disposed on surface 10 ′ of die 10 for improved heat dissipation.
- Interfacing material 42 may be disposed between heat dissipation features 40 and die 10 /molding compound 16 .
- Interfacing material 42 may include a thermal interface material (TIM), for example, a polymer having a good thermal conductivity, which may be between about 3 watts per meter kelvin (W/m ⁇ K) to about 5 W/m ⁇ K or more. Because the TIM may have good thermal conductivity, the TIM may be disposed directly between (e.g., contacting) die 10 and heat dissipation feature 40 .
- interfacing material 42 may also include an adhesive (e.g., an epoxy, silicon resin, and the like) for affixing heat dissipation lid 40 to die 10 /molding compound 16 .
- the adhesive used may have a better adhering ability and a lower thermal conductivity than a TIM.
- the adhesive used may have a thermal conductivity lower than about 0.5 W/m ⁇ K.
- the adhesive portions of interfacing material 42 may be disposed over areas having lower thermal dissipation needs (e.g., over surfaces of molding compound 16 ).
- a marking process (e.g., laser marking) may be performed to mark package 100 .
- connectors 44 e.g., ball grid array (BGA) balls
- Connectors 44 may be used to electrically connect package 100 to a motherboard (not shown) or another device component of an electrical system.
- FIG. 1N illustrates a completed package 100 .
- package 100 may have a relatively small form factor and higher bandwidth.
- the inclusion of RDL 18 may allow for a greater number of I/O pads for die stack 10 / 32 , which allows various performance advantages such as increased speed, lower power consumption, and the like.
- package substrate 30 and dies 32 may be disposed on a same side of die 10 , allowing heat dissipation feature 40 to be directly disposed on a surface of die 10 for improved heat dissipation.
- FIGS. 2A through 2D illustrates various intermediary steps of manufacturing package 100 in accordance with alternative embodiments.
- FIG. 2A illustrates a plurality of dies 10 having an RDL 18 and connectors 24 / 26 formed over dies 10 .
- the various features illustrated in FIG. 2A may be formed using substantially the same steps and be substantially similar to the features formed in FIGS. 1A through 1J where like reference numerals represent like elements. Thus, detailed description of the features and their formation is omitted for brevity.
- dies 10 including RDL 18 and connectors 24 / 26
- carrier e.g., carrier 14
- FIG. 2B illustrates the singulation of dies 10 (e.g., along scribe lines using a suitable pick and place tool) and the attachment of dies 10 to package substrate 30 through connectors 26 .
- Connectors 24 of die 10 may be aligned with through hole 36 of package substrate 30 .
- die 10 may be bonded to package substrate 30 prior to the attachment of dies 32 .
- FIG. 2C illustrates the formation of various other features of package 100 . For example, a reflow may be performed on connectors 26 and underfill 46 may be dispensed around connectors 26 .
- Connectors 44 may be attached to a surface of package substrate 30 opposite die 10 .
- a heat dissipation feature 40 may be disposed over die 10 /molding compound 16 .
- An interfacing material 42 e.g., including a TIM and/or adhesive material
- ⁇ tests may be performed on package 100 prior to the attachment of dies 32 .
- electrical connections between die 10 and package substrate 30 may be tested. If package 100 passes the tests, dies 32 may be attached to package 100 through connectors 24 as illustrated by FIG. 2D .
- dies 32 may be attached to only to known good packages. Packages that fail the functional tests may not have dies 32 attached thereto. Thus, cost savings may be incurred by avoiding attachment of dies 32 to failed packages.
- Dies 32 may be disposed in through hole 36 of package substrate. Attaching dies 32 may include flipping package 100 (e.g., so that connectors 24 face upwards) and aligning dies 32 in through hole 36 . A reflow may be performed on connectors 24 (e.g., to electrically connect dies 32 to die 10 /package substrate 30 ), an underfill may be dispensed around connectors 24 . Thus, an alternative manufacturing process may be used to form package 100 .
- FIG. 3 illustrates a cross-sectional view of a package 200 in accordance with various alternative embodiments.
- Package 200 may be substantially similar to the package 100 where like reference numerals represent like elements.
- heat dissipation feature 40 may include a contour ring portion 40 ′, which may extend past die 10 and RDLs 18 to a top surface of package substrate 30 .
- contour ring portion 40 ′ may encircle die 10 .
- Contour ring portion 40 ′ may be formed of substantially similar materials as the remainder of heat dissipation lid 40 (e.g., a high Tk material) and provide additional heat dissipation for package 200 .
- Contour ring portion 40 ′ may be attached to package substrate 30 using any suitable method such as an adhesive layer 42 ′ disposed between contour ring portion 40 ′ and package substrate 30 .
- FIGS. 4A through 4E illustrate cross-sectional views of a package 300 in accordance with various alternative embodiments.
- Package 300 may be substantially similar to the package 100 where like reference numerals represent like elements.
- package 300 may further include a second heat dissipation feature 50 on dies 32 .
- Heat dissipation feature 50 may be substantially similar to heat dissipation feature 40 , and heat dissipation feature 50 may be attached an opposite surface of dies 32 as connectors 24 /RDL 18 using any suitable method (e.g., adhesive).
- Interfacing material 48 which may be substantially similar to interfacing material 42 , may be disposed between heat dissipation feature 50 and dies 32 .
- heat dissipation feature 50 may be performed at any point in the manufacturing process, for example, after dies 32 and/or substrate 30 is bonded to die 10 .
- Heat dissipation feature 50 allows for improved heat dissipation in package 300 (specifically dies 32 ). Furthermore, the inclusion of two separate heat dissipation features 40 and 50 allow for each heat dissipation feature to be relatively simplistic in design while still providing sufficient heat dissipation in package 300 .
- heat dissipation feature 50 may vary in different embodiments.
- heat dissipation feature 50 may (as illustrated by FIGS. 4B and 4C ) or may not (as illustrated by FIG. 4A ) extend over portions of package substrate 30 .
- interfacing material 48 may also be disposed between substrate 30 and heat dissipation feature 50 .
- shape of heat dissipation feature 50 may vary both in a cross-sectional view (as illustrated by FIGS. 4A through 4C ) and top down views (as illustrated by FIGS. 4D and 4E ).
- the shape of heat dissipation feature 50 may be selected based on various criteria such as heat dissipation requirements of package 300 , manufacturing costs, the configuration of other device components (e.g., contacts 44 ) on package substrate 30 /dies 32 , and the like. For example, in a top down view, the shape and size of heat dissipation feature 50 may be selected so as to avoid other elements disposed on a surface of package substrate 30 .
- a package may be formed have a first die (e.g., a logic die) and RDLs disposed over the first die.
- One or more second dies e.g., memory dies
- the resulting die stack may be bonded to a package substrate (e.g., a printed circuit board) where electrical connections from the second dies to the package substrate may be made through the RDLs and the first die.
- the package substrate and the second dies may be connected to a same side of the first die.
- the package substrate may include a through hole, and the second dies may be disposed in the through hole.
- One or more heat dissipation features may be disposed on the first die and/or the second dies.
- the resulting package structure may have a relatively thin form factor, relatively simplistic heat dissipation features (e.g., having a simple design) while still maintaining thermal performance, improved bandwidth (e.g., do the thin form factor), improved speed (e.g., due to shorter signaling paths), improved power characteristics (e.g., due to shorter conductive lines to power/ground layers), and the like.
- improved bandwidth e.g., do the thin form factor
- improved speed e.g., due to shorter signaling paths
- improved power characteristics e.g., due to shorter conductive lines to power/ground layers
- a device in accordance with an embodiment, includes a first die, a second die electrically connected to the first die, and a heat dissipation surface on a surface of the second die.
- the device further includes a package substrate electrically connected to the first die.
- the package substrate includes a through-hole, and the second die is at least partially disposed in the through hole.
- a device in accordance with another embodiment, includes a first die and one or more redistribution layers (RDLs) on a first surface of the first die.
- RDLs redistribution layers
- a first plurality of connectors on a surface of the one or more RDLs, and one or more second dies bonded to the first die through the first plurality of connectors.
- a second plurality of connectors on the surface of the one or more RDLs, and a package substrate bonded to the first die through the second plurality of connectors.
- the device further includes a first heat dissipation feature on a second surface of the first die opposite the first surface and a second heat dissipation feature on a surface of the one or more second dies.
- a method in accordance with yet another embodiment, includes forming first connectors on a first side of a first die and bonding a second die to the first die using the first connectors. The method further includes forming second connectors on the first side of the first die, bonding a package substrate to the first die using the second connectors, and attaching a heat dissipation feature to a surface of the second die.
- the package substrate includes a through hole, and the second die is disposed at least partially in the through hole
Abstract
An embodiment device includes a first die, a second die electrically connected to the first die, and a heat dissipation surface on a surface of the second die. The device further includes a package substrate electrically connected to the first die. The package substrate includes a through-hole, and the second die is at least partially disposed in the through hole.
Description
This application relates to the following co-pending and commonly assigned patent application: Ser. No. 14/181,305, filed Feb. 14, 2014, entitled “Substrate Design for Semiconductor Packages and Method of Forming Same,” which application is hereby incorporated herein by reference.
In an aspect of integrated circuit packaging technologies, individual semiconductor dies may formed and are initially isolated. These semiconductor dies may then be bonded together, and the resulting die stack may be connected to other package components such as package substrates (e.g., interposers, printed circuit boards, and the like) using connectors on a bottom die of the die stack.
The resulting packages are known as Three-Dimensional Integrated Circuits (3DICs). Top dies of a die stack may be electrically connected to the other package components through interconnect structures (e.g., through-substrate vias (TSVs)) in bottom dies of the die stack. However, existing 3DIC packages may include numerous limitations. For example, the bonded die stack and other package components may result in a large form factor and may require complex heat dissipation features. Furthermore, existing interconnect structures (e.g., TSVs) of the bottom die may be costly to manufacture and result in long conduction paths (e.g., signal/power paths) to top dies of the die stack.
Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
Various embodiments may include a plurality of first dies (e.g., memory dies) electrically connected to one or more second dies (e.g., logic dies) through first input/output (I/O) pads and redistribution layers (RDLs) formed on the second dies. The resulting die stack may be bonded to another package component such as an interposer, package substrate, printed circuit board, and the like through second I/O pads and the RDLs of the second dies. The first and second I/O pads may be formed on a same surface of the second dies. A through-hole may be formed in the other package component, and the first dies may be disposed in the through-hole. Electrical connections from the first dies to the other package components may be made through the RDLs and I/O pads. Thus, a three-dimensional integrated circuit (3DIC) such as a chip on fan-out package may be made with a relatively small form factor at a relatively low cost and having relatively short conduction paths (e.g., signal/power paths). Furthermore, one or more heat dissipation features may be independently formed on opposite surfaces of the first and/or second dies.
The interconnect layers may include an inter-layer dielectric (ILD)/inter-metal dielectric layers (IMDs) formed over the substrate. The ILD and IMDs may be formed of low-k dielectric materials having k values, for example, lower than about 4.0 or even about 2.8. In some embodiments, the ILD and IMDs comprise silicon oxide, SiCOH, and the like.
A contact layer 12 including one or more contact pads is formed over the interconnect structure and may be electrically coupled to the active devices through various metallic lines and vias in the interconnect layers. Contact pads in contact layer 12 may be made of a metallic material such as aluminum, although other metallic materials may also be used. A passivation layer (not shown) may be formed over contact layer 12 out of non-organic materials such as silicon oxide, un-doped silicate glass, silicon oxynitride, and the like. The passivation layer may extend over and cover edge portions of contact pads in contact layer 12. Openings may be formed in portions of the passivation layer that cover the contact pads, exposing at least a portion of the contact pads in contact layer 12. The various features of dies 10 may be formed by any suitable method and are not described in further detail herein. Furthermore, dies 10 may be formed in a wafer (not shown) and singulated. Functional testing may be performed on dies 10. Thus, dies 10 in FIG. 1A may include only known good dies, which have passed one or more functional quality tests.
Next, referring to FIG. 1B , dies 10 may be placed on a carrier 14. Carrier 14 may be made of a suitable material, for example, glass or a carrier tape. Dies 10 may be affixed to carrier 14 through one or more adhesive layers (not shown). The adhesive layers may be formed of any temporary adhesive material such as ultraviolet (UV) tape, wax, glue, and the like. In some embodiments, the adhesive layers may further include a die attach film (DAF), which may have optionally been formed under dies 10 prior to their placement on carrier 14.
In FIG. 1C , a molding compound 16 may be used to fill gaps between dies 10 and to cover top surfaces of dies 10. Molding compound 16 may include any suitable material such as an epoxy resin, a molding underfill, and the like. Suitable methods for forming molding compound 16 may include compressive molding, transfer molding, liquid encapsulent molding, and the like. For example, molding compound 16 may be dispensed between dies 10 in liquid form. A curing process may then be performed to solidify molding compound 16.
In FIG. 1D , a planarization process, such as a grinding process (e.g., a chemical-mechanical polish (CMP) or mechanical grinding) or etch back, may be performed on molding compound 16 to expose contact layer 12 (and any contact pads therein) on dies 10. In a top down view of dies 10 (not shown), molding compound 16 may encircle dies 10.
Interconnect structures 20 (e.g., conductive lines and/or vias) may be formed in polymer layers 22 and electrically connected to contact layer 12 of dies 10. The formation of interconnect structures 20 may include patterning polymer layers 22 (e.g., using a combination of photolithography and etching processes) and forming interconnect structures 20 (e.g., depositing a seed layer and using a mask layer to define the shape of interconnect structures 20) in the patterned polymer layers 22. Interconnect structures 20 may be formed of copper or a copper alloy although other metals such as aluminum, gold, and the like may also be used. Interconnect structures 20 may be electrically connected to contact pads in contact layer 12 (and as a result, active devices) in dies 10.
Furthermore, connectors 24 and 26 may vary in size. For example, connectors 24 may be microbumps having a pitch of about 40 μm or more while connectors 26 may be controlled collapse chip connection (C4) bumps having a pitch of about 140 μm to about 150 μm. In alternative embodiments, connectors 24 and 26 may have different dimensions. Thus, as illustrated by FIGS. 1F and 1G , connectors 24 may be formed prior to connectors 26 to allow for the size differences.
The differing sizes of connectors 24 and 26 may allow different electrical devices (e.g., having differently sized connectors) to be bonded to dies 10. For example, connectors 24 may be used to electrically connect dies 10 to one or more other device dies 28 (see FIG. 1H ), and connectors 26 may be used to electrically connect dies 10 to a package substrate 30 (e.g., a printed circuit board, interposer, and the like, see FIG. 1K ). Furthermore, because connectors 24 and 26 are formed on a same side of dies 10, the different electrical devices may also be bonded to a same side of dies 10. Although a particular configuration of dies 10 and RDLs 18 is illustrated, alternative configurations may be applied (e.g., having a different number of RDLs 18 and/or connectors 24/26) in alternative embodiments.
In FIG. 1H , a plurality of dies 32 may be bonded to dies 10 through connectors 24 (e.g., by reflowing connectors 24) to form die stacks 10/32. Dies 32 may be electrically connected to active devices in dies 10 through RDLs 18. In some embodiments, die stack 10/32 may include memory dies 32 (e.g., dynamic random access memory (DRAM) dies) bonded to dies 10, which may be logic dies providing control functionality for memory dies 32. In alternative embodiments, other types of dies may be included in dies stacks 10/32. Next, as illustrated in FIG. 1I , underfill 34 may be dispensed between dies 32 and RDLs 18 around connectors 24. Underfill 34 may provide support for connectors 24.
Next, as illustrated by FIG. 1K , each die stack 10/32 may be bonded to a package substrate 30 through connectors 26. A reflow may be performed on connectors 26 to bond die stack 10/32 to package substrate 30. Subsequently, an underfill 46 may be dispensed between die stack 10/32 and package substrate 30 around connectors 26. Underfill 46 may be substantially similar to underfill 34.
Furthermore, package substrate 30 may include a through hole 36, which may be formed in package substrate 30 using an suitable method. For example, through hole 36 may be formed using a laser drilling process. The configuration of package substrate 30 may be designed so that active interconnect structures 38 (e.g., power, ground, and/or signal layers) may be routed to avoid through hole 36. Thus, through hole 36 may not substantially interfere with the functionality of package substrate 30.
When die stack 10/34 is bonded to package substrate 30, dies 32 may be disposed, at least partially, in through hole 36. Thus, the bonded structure may advantageously have a relatively small form factor and higher bandwidth. Furthermore, dies 32 may be electrically connected to package substrate 30 through RDLs 18 and connectors 24/26. In some embodiments, dies 10 may include fewer or be substantially free of through-substrate vias (TSVs) for electrically connecting dies 32 to package substrate 30. The reduced number of TSVs may lower the cost of manufacturing dies 10.
In a top down view of package 100 (as illustrated by FIG. 1L ), package substrate 30 may encircle die stack 10/32. Dies 32 may be disposed in through hole 36. Although through hole 36 is illustrated as being centrally located in package substrate 30, through-hole 36 may be disposed in other portions of package substrate 30 depending on package configuration.
Next, referring to FIG. 1M , a heat dissipation feature 40 is disposed over die 10. Heat dissipation feature 40 may be disposed on a surface of die 10 opposite RDLs 18, connectors 24, and dies 32. Heat dissipation feature 40 may be a contour lid having a high thermal conductivity, for example, between about 200 watts per meter kelvin (W/m·K) to about 400 W/m·K or more, and may be formed using a metal, a metal alloy, and the like. For example, heat dissipation feature 40 may comprise metals and/or metal alloys such as Al, Cu, Ni, Co, combinations thereof, and the like. Heat dissipation feature 40 may also be formed of a composite material, for example silicon carbide, aluminum nitride, graphite, and the like. In some embodiments, heat dissipation feature 40 may also extend over surfaces of molding compound 16.
Compared to conventional 3DICs, where package substrate 30 and dies 32 would be disposed on opposing sides of die 10, package 100 provides die 10 with a surface 10′, which may not be used to electrically connect to dies 32 or substrate 30. Thus, heat dissipation feature 40 may be directly disposed on surface 10′ of die 10 for improved heat dissipation.
After the attachment of heat dissipation feature 40, a marking process (e.g., laser marking) may be performed to mark package 100. Furthermore, as illustrated by FIG. 1N , connectors 44 (e.g., ball grid array (BGA) balls) disposed on a surface of package substrate 40 opposite connectors 26 and die 10. Connectors 44 may be used to electrically connect package 100 to a motherboard (not shown) or another device component of an electrical system.
Subsequently, functional tests may be performed on package 100 prior to the attachment of dies 32. For example, electrical connections between die 10 and package substrate 30 may be tested. If package 100 passes the tests, dies 32 may be attached to package 100 through connectors 24 as illustrated by FIG. 2D . By performing functional tests on package 100 prior to the attachment of dies 32, dies 32 may be attached to only to known good packages. Packages that fail the functional tests may not have dies 32 attached thereto. Thus, cost savings may be incurred by avoiding attachment of dies 32 to failed packages.
Dies 32 may be disposed in through hole 36 of package substrate. Attaching dies 32 may include flipping package 100 (e.g., so that connectors 24 face upwards) and aligning dies 32 in through hole 36. A reflow may be performed on connectors 24 (e.g., to electrically connect dies 32 to die 10/package substrate 30), an underfill may be dispensed around connectors 24. Thus, an alternative manufacturing process may be used to form package 100.
The configuration of heat dissipation feature 50 may vary in different embodiments. For example, heat dissipation feature 50 may (as illustrated by FIGS. 4B and 4C ) or may not (as illustrated by FIG. 4A ) extend over portions of package substrate 30. In embodiments where heat dissipation feature 50 does extend over portions of substrate 30, interfacing material 48 may also be disposed between substrate 30 and heat dissipation feature 50. Furthermore, the shape of heat dissipation feature 50 may vary both in a cross-sectional view (as illustrated by FIGS. 4A through 4C ) and top down views (as illustrated by FIGS. 4D and 4E ). The shape of heat dissipation feature 50 may be selected based on various criteria such as heat dissipation requirements of package 300, manufacturing costs, the configuration of other device components (e.g., contacts 44) on package substrate 30/dies 32, and the like. For example, in a top down view, the shape and size of heat dissipation feature 50 may be selected so as to avoid other elements disposed on a surface of package substrate 30.
Thus, as described above, a package may be formed have a first die (e.g., a logic die) and RDLs disposed over the first die. One or more second dies (e.g., memory dies) may be electrically connected to the first die through the RDLs. The resulting die stack may be bonded to a package substrate (e.g., a printed circuit board) where electrical connections from the second dies to the package substrate may be made through the RDLs and the first die. The package substrate and the second dies may be connected to a same side of the first die. The package substrate may include a through hole, and the second dies may be disposed in the through hole. One or more heat dissipation features may be disposed on the first die and/or the second dies. Thus, the resulting package structure may have a relatively thin form factor, relatively simplistic heat dissipation features (e.g., having a simple design) while still maintaining thermal performance, improved bandwidth (e.g., do the thin form factor), improved speed (e.g., due to shorter signaling paths), improved power characteristics (e.g., due to shorter conductive lines to power/ground layers), and the like.
In accordance with an embodiment, a device includes a first die, a second die electrically connected to the first die, and a heat dissipation surface on a surface of the second die. The device further includes a package substrate electrically connected to the first die. The package substrate includes a through-hole, and the second die is at least partially disposed in the through hole.
In accordance with another embodiment, a device includes a first die and one or more redistribution layers (RDLs) on a first surface of the first die. A first plurality of connectors on a surface of the one or more RDLs, and one or more second dies bonded to the first die through the first plurality of connectors. A second plurality of connectors on the surface of the one or more RDLs, and a package substrate bonded to the first die through the second plurality of connectors. The device further includes a first heat dissipation feature on a second surface of the first die opposite the first surface and a second heat dissipation feature on a surface of the one or more second dies.
In accordance with yet another embodiment, a method includes forming first connectors on a first side of a first die and bonding a second die to the first die using the first connectors. The method further includes forming second connectors on the first side of the first die, bonding a package substrate to the first die using the second connectors, and attaching a heat dissipation feature to a surface of the second die. The package substrate includes a through hole, and the second die is disposed at least partially in the through hole
The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Claims (19)
1. A device comprising:
a first die;
a second die electrically connected to the first die;
a package substrate electrically connected to the first die, wherein the package substrate comprises a through hole, and wherein the second die is at least partially disposed in the through hole; and
a first heat dissipation feature on a surface of the second die, wherein the first heat dissipation feature comprises:
a first portion in the through hole and having a first width measured between opposing sidewalls of the first portion; and
a second portion outside of the through hole and having a second width measured between opposing sidewalls of the second portion, wherein the second width is greater than the first width, wherein the first portion is disposed between the second portion and the second die, wherein the first portion protrudes from the second portion, wherein a substantially level top surface of the second portion is directly attached to a bottom surface of the package substrate by an interfacing material, and wherein the substantially level top surface of the second portion extends continuously from a sidewall of the second portion to a sidewall of the first portion.
2. The device of claim 1 , further comprising one or more redistribution layers (RDLs) on a first surface of the first die.
3. The device of claim 2 , further comprising a first plurality of connectors electrically connected to the one or more RDLs, wherein the second die is bonded to the first die through the first plurality of connectors.
4. The device of claim 3 , further comprising a second plurality of connectors electrically connected to the one or more RDLs, wherein the package substrate is bonded to the first die through the second plurality of connectors.
5. The device of claim 4 , wherein the second plurality of connectors has a different size than the first plurality of connectors.
6. The device of claim 1 , further comprising a second heat dissipation feature on a second surface of the first die.
7. The device of claim 1 , wherein second portion of the first heat dissipation feature covers an edge portion of the package substrate, wherein the edge portion is disposed on an opposing side of the package substrate as the first die.
8. The device of claim 1 , wherein the through hole encircles the second die.
9. A device comprising:
a first die;
one or more redistribution layers (RDLs) on a first surface of the first die;
a first plurality of connectors on a surface of the one or more RDLs;
one or more second dies bonded to the first die through the first plurality of connectors;
a second plurality of connectors adjacent the first plurality of connectors on the surface of the one or more RDLs;
a package substrate bonded to the first die through the second plurality of connectors;
a first heat dissipation feature on a second surface of the first die, wherein the second surface is opposite the first surface;
a second heat dissipation feature on a surface of the one or more second dies, wherein a surface of the second heat dissipation feature facing the one or more second dies and the package substrate is disposed in multiple planes; and
a third external connector on a surface of the package substrate opposite the second plurality of connectors, wherein the third external connector is adjacent a portion of the second heat dissipation feature, wherein the second heat dissipation feature is disposed between the one or more second dies and the third external connector, and wherein the portion of the second heat dissipation feature is directly attached to the surface of the package substrate opposite the second plurality of connectors.
10. The device of claim 9 , wherein the package substrate comprises a through hole, wherein the one or more second dies extends at least partially into the through hole.
11. The device of claim 9 , wherein the one or more RDLs electrically connect the one or more second dies to the package substrate.
12. The device of claim 9 , further comprising a thermal interface material, an adhesive, or a combination thereof disposed between the second heat dissipation feature and the second surface of the one or more second dies.
13. A device comprising:
a first die;
a molding compound extending along sidewalls of the first die;
fan-out redistribution layers (RDLs) electrically connected to the first die;
a package substrate bonded to a surface of the fan-out RDLs by first connectors;
one or more second dies bonded to the surface of the fan-out RDLs by second connectors, wherein the one or more second dies is at least partially disposed in a through-hole extending through the package substrate;
a first heat dissipation feature comprising a first surface directly attached to a surface of the one or more second dies by a first interfacing material, wherein the first heat dissipation feature further comprises a second surface directly attached to a surface of the package substrate opposite the first connectors by a second interfacing material, wherein the second surface is substantially level and spans a lateral distance from a first sidewall of the first heat dissipation feature to a second sidewall of the first heat dissipation feature, wherein the first sidewall of the first heat dissipation feature connects the first surface to the second surface; and
a second heat dissipation feature attached to a surface of the first die opposite the fan-out RDLs.
14. The device of claim 13 , wherein the first heat dissipation feature is attached to the package substrate, the one or more second dies, or a combination thereof by an interfacing material, wherein the interfacing material comprises a thermal interfacing material (TIM), epoxy, silicon resin, or a combination thereof.
15. The device of claim 13 , wherein the first heat dissipation feature is rectangular in a top-down view.
16. The device of claim 13 , wherein the first heat dissipation feature is cross-shaped in a top-down view.
17. The device of claim 13 , wherein the first connectors are larger than the second connectors.
18. The device of claim 13 , wherein the second heat dissipation feature is attached to an opposing side of the first die as the fan-out RDLs.
19. The device of claim 13 , wherein a surface of the first heat dissipation feature opposite the one or more second dies is disposed in multiple planes.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/181,367 US9653443B2 (en) | 2014-02-14 | 2014-02-14 | Thermal performance structure for semiconductor packages and method of forming same |
US15/595,782 US11158614B2 (en) | 2014-02-14 | 2017-05-15 | Thermal performance structure for semiconductor packages and method of forming same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/181,367 US9653443B2 (en) | 2014-02-14 | 2014-02-14 | Thermal performance structure for semiconductor packages and method of forming same |
US14/181,305 US10056267B2 (en) | 2014-02-14 | 2014-02-14 | Substrate design for semiconductor packages and method of forming same |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/595,782 Division US11158614B2 (en) | 2014-02-14 | 2017-05-15 | Thermal performance structure for semiconductor packages and method of forming same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150235993A1 US20150235993A1 (en) | 2015-08-20 |
US9653443B2 true US9653443B2 (en) | 2017-05-16 |
Family
ID=53798779
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/181,367 Active 2034-04-11 US9653443B2 (en) | 2014-02-14 | 2014-02-14 | Thermal performance structure for semiconductor packages and method of forming same |
US15/595,782 Active 2034-07-20 US11158614B2 (en) | 2014-02-14 | 2017-05-15 | Thermal performance structure for semiconductor packages and method of forming same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/595,782 Active 2034-07-20 US11158614B2 (en) | 2014-02-14 | 2017-05-15 | Thermal performance structure for semiconductor packages and method of forming same |
Country Status (1)
Country | Link |
---|---|
US (2) | US9653443B2 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170250170A1 (en) * | 2014-01-17 | 2017-08-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and methods of forming same |
US10672719B2 (en) | 2017-09-27 | 2020-06-02 | Samsung Electronics Co., Ltd. | Fan-out semiconductor package |
US20210037649A1 (en) * | 2019-07-31 | 2021-02-04 | Abb Power Electronics Inc. | Interposer printed circuit boards for power modules |
US10993325B2 (en) | 2019-07-31 | 2021-04-27 | Abb Power Electronics Inc. | Interposer printed circuit boards for power modules |
US11495574B2 (en) | 2019-08-16 | 2022-11-08 | Samsung Electronics Co., Ltd. | Semiconductor package |
US20220367399A1 (en) * | 2021-05-13 | 2022-11-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure and method for forming the same |
Families Citing this family (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9385095B2 (en) | 2010-02-26 | 2016-07-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D semiconductor package interposer with die cavity |
US9812350B2 (en) | 2013-03-06 | 2017-11-07 | Qorvo Us, Inc. | Method of manufacture for a silicon-on-plastic semiconductor device with interfacial adhesion layer |
US9583414B2 (en) | 2013-10-31 | 2017-02-28 | Qorvo Us, Inc. | Silicon-on-plastic semiconductor device and method of making the same |
US9768090B2 (en) | 2014-02-14 | 2017-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US10026671B2 (en) | 2014-02-14 | 2018-07-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US10056267B2 (en) | 2014-02-14 | 2018-08-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US9935090B2 (en) | 2014-02-14 | 2018-04-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US9824951B2 (en) * | 2014-09-12 | 2017-11-21 | Qorvo Us, Inc. | Printed circuit module having semiconductor device with a polymer substrate and methods of manufacturing the same |
US10085352B2 (en) | 2014-10-01 | 2018-09-25 | Qorvo Us, Inc. | Method for manufacturing an integrated circuit package |
US9530709B2 (en) | 2014-11-03 | 2016-12-27 | Qorvo Us, Inc. | Methods of manufacturing a printed circuit module having a semiconductor device with a protective layer in place of a low-resistivity handle layer |
US9564416B2 (en) | 2015-02-13 | 2017-02-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structures and methods of forming the same |
US9960145B2 (en) | 2015-03-25 | 2018-05-01 | Qorvo Us, Inc. | Flip chip module with enhanced properties |
US9613831B2 (en) | 2015-03-25 | 2017-04-04 | Qorvo Us, Inc. | Encapsulated dies with enhanced thermal performance |
US20160343604A1 (en) | 2015-05-22 | 2016-11-24 | Rf Micro Devices, Inc. | Substrate structure with embedded layer for post-processing silicon handle elimination |
US9799571B2 (en) * | 2015-07-15 | 2017-10-24 | Globalfoundries Singapore Pte. Ltd. | Methods for producing integrated circuits with interposers and integrated circuits produced from such methods |
WO2017039630A1 (en) * | 2015-08-31 | 2017-03-09 | Intel IP Corporation | Low thermal resistance hanging die package |
US9768145B2 (en) * | 2015-08-31 | 2017-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods of forming multi-die package structures including redistribution layers |
US10276495B2 (en) | 2015-09-11 | 2019-04-30 | Qorvo Us, Inc. | Backside semiconductor die trimming |
KR20170075125A (en) * | 2015-12-22 | 2017-07-03 | 에스케이하이닉스 주식회사 | Semiconductor package and method for the same |
US10020405B2 (en) | 2016-01-19 | 2018-07-10 | Qorvo Us, Inc. | Microelectronics package with integrated sensors |
US9847320B2 (en) | 2016-03-09 | 2017-12-19 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and method of fabricating the same |
US10062583B2 (en) | 2016-05-09 | 2018-08-28 | Qorvo Us, Inc. | Microelectronics package with inductive element and magnetically enhanced mold compound component |
US10468329B2 (en) | 2016-07-18 | 2019-11-05 | Qorvo Us, Inc. | Thermally enhanced semiconductor package having field effect transistors with back-gate feature |
US10773952B2 (en) | 2016-05-20 | 2020-09-15 | Qorvo Us, Inc. | Wafer-level package with enhanced performance |
US10784149B2 (en) | 2016-05-20 | 2020-09-22 | Qorvo Us, Inc. | Air-cavity module with enhanced device isolation |
KR102448098B1 (en) * | 2016-05-31 | 2022-09-27 | 에스케이하이닉스 주식회사 | Semiconductor package including through mold ball connectors with elevated pad and method for manufacturing the same |
US10103080B2 (en) | 2016-06-10 | 2018-10-16 | Qorvo Us, Inc. | Thermally enhanced semiconductor package with thermal additive and process for making the same |
SG11201901194SA (en) | 2016-08-12 | 2019-03-28 | Qorvo Us Inc | Wafer-level package with enhanced performance |
WO2018031994A1 (en) | 2016-08-12 | 2018-02-15 | Qorvo Us, Inc. | Wafer-level package with enhanced performance |
JP7022112B2 (en) | 2016-08-12 | 2022-02-17 | コーボ ユーエス,インコーポレイティド | Wafer level package with improved performance |
US10109502B2 (en) | 2016-09-12 | 2018-10-23 | Qorvo Us, Inc. | Semiconductor package with reduced parasitic coupling effects and process for making the same |
US10090339B2 (en) | 2016-10-21 | 2018-10-02 | Qorvo Us, Inc. | Radio frequency (RF) switch |
US10749518B2 (en) | 2016-11-18 | 2020-08-18 | Qorvo Us, Inc. | Stacked field-effect transistor switch |
US10068831B2 (en) | 2016-12-09 | 2018-09-04 | Qorvo Us, Inc. | Thermally enhanced semiconductor package and process for making the same |
US10490471B2 (en) | 2017-07-06 | 2019-11-26 | Qorvo Us, Inc. | Wafer-level packaging for enhanced performance |
US10366972B2 (en) | 2017-09-05 | 2019-07-30 | Qorvo Us, Inc. | Microelectronics package with self-aligned stacked-die assembly |
US10784233B2 (en) | 2017-09-05 | 2020-09-22 | Qorvo Us, Inc. | Microelectronics package with self-aligned stacked-die assembly |
TWI736780B (en) | 2017-10-31 | 2021-08-21 | 台灣積體電路製造股份有限公司 | Chip package and methods of forming the same |
US11322449B2 (en) * | 2017-10-31 | 2022-05-03 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package with fan-out structures |
US11335665B2 (en) | 2017-12-29 | 2022-05-17 | Intel Corporation | Microelectronic assemblies |
WO2019132971A1 (en) | 2017-12-29 | 2019-07-04 | Intel Corporation | Microelectronic assemblies |
US11494682B2 (en) | 2017-12-29 | 2022-11-08 | Intel Corporation | Quantum computing assemblies |
WO2019132970A1 (en) | 2017-12-29 | 2019-07-04 | Intel Corporation | Microelectronic assemblies |
US11152363B2 (en) | 2018-03-28 | 2021-10-19 | Qorvo Us, Inc. | Bulk CMOS devices with enhanced performance and methods of forming the same utilizing bulk CMOS process |
US10804246B2 (en) | 2018-06-11 | 2020-10-13 | Qorvo Us, Inc. | Microelectronics package with vertically stacked dies |
US11469206B2 (en) | 2018-06-14 | 2022-10-11 | Intel Corporation | Microelectronic assemblies |
US11355412B2 (en) * | 2018-09-28 | 2022-06-07 | Xilinx, Inc. | Stacked silicon package assembly having thermal management |
US11069590B2 (en) | 2018-10-10 | 2021-07-20 | Qorvo Us, Inc. | Wafer-level fan-out package with enhanced performance |
US10964554B2 (en) | 2018-10-10 | 2021-03-30 | Qorvo Us, Inc. | Wafer-level fan-out package with enhanced performance |
US11152333B2 (en) * | 2018-10-19 | 2021-10-19 | Micron Technology, Inc. | Semiconductor device packages with enhanced heat management and related systems |
US20200161206A1 (en) * | 2018-11-20 | 2020-05-21 | Advanced Semiconductor Engineering, Inc. | Semiconductor package structure and semiconductor manufacturing process |
US11646242B2 (en) | 2018-11-29 | 2023-05-09 | Qorvo Us, Inc. | Thermally enhanced semiconductor package with at least one heat extractor and process for making the same |
US11705428B2 (en) | 2019-01-23 | 2023-07-18 | Qorvo Us, Inc. | RF devices with enhanced performance and methods of forming the same |
US20200235066A1 (en) | 2019-01-23 | 2020-07-23 | Qorvo Us, Inc. | Rf devices with enhanced performance and methods of forming the same |
US11923313B2 (en) | 2019-01-23 | 2024-03-05 | Qorvo Us, Inc. | RF device without silicon handle substrate for enhanced thermal and electrical performance and methods of forming the same |
US11387157B2 (en) | 2019-01-23 | 2022-07-12 | Qorvo Us, Inc. | RF devices with enhanced performance and methods of forming the same |
US20200235040A1 (en) | 2019-01-23 | 2020-07-23 | Qorvo Us, Inc. | Rf devices with enhanced performance and methods of forming the same |
US11145638B2 (en) * | 2019-09-16 | 2021-10-12 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor devices and methods of manufacturing semiconductor devices |
US11646289B2 (en) | 2019-12-02 | 2023-05-09 | Qorvo Us, Inc. | RF devices with enhanced performance and methods of forming the same |
US11923238B2 (en) | 2019-12-12 | 2024-03-05 | Qorvo Us, Inc. | Method of forming RF devices with enhanced performance including attaching a wafer to a support carrier by a bonding technique without any polymer adhesive |
US11769752B2 (en) * | 2020-07-24 | 2023-09-26 | Micron Technology, Inc. | Stacked semiconductor die assemblies with substrate heat sinks and associated systems and methods |
US11894357B2 (en) * | 2020-09-10 | 2024-02-06 | Sj Semiconductor (Jiangyin) Corporation | System-level packaging structure and method for LED chip |
US20220319954A1 (en) * | 2021-03-31 | 2022-10-06 | Texas Instruments Incorporated | Package heat dissipation |
Citations (124)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4728751A (en) | 1986-10-06 | 1988-03-01 | International Business Machines Corporation | Flexible electrical connection and method of making same |
US4811082A (en) | 1986-11-12 | 1989-03-07 | International Business Machines Corporation | High performance integrated circuit packaging structure |
US4990462A (en) | 1989-04-12 | 1991-02-05 | Advanced Micro Devices, Inc. | Method for coplanar integration of semiconductor ic devices |
US5075253A (en) | 1989-04-12 | 1991-12-24 | Advanced Micro Devices, Inc. | Method of coplanar integration of semiconductor IC devices |
US5380681A (en) | 1994-03-21 | 1995-01-10 | United Microelectronics Corporation | Three-dimensional multichip package and methods of fabricating |
US5818404A (en) | 1996-03-04 | 1998-10-06 | Motorola, Inc. | Integrated electro-optical package |
US5895978A (en) * | 1997-04-02 | 1999-04-20 | International Business Machines Corporation | High density signal multiplexing interposer |
US6002177A (en) | 1995-12-27 | 1999-12-14 | International Business Machines Corporation | High density integrated circuit packaging with chip stacking and via interconnections |
US6025648A (en) | 1997-04-17 | 2000-02-15 | Nec Corporation | Shock resistant semiconductor device and method for producing same |
US6229216B1 (en) | 1999-01-11 | 2001-05-08 | Intel Corporation | Silicon interposer and multi-chip-module (MCM) with through substrate vias |
US6271059B1 (en) | 1999-01-04 | 2001-08-07 | International Business Machines Corporation | Chip interconnection structure using stub terminals |
US6271469B1 (en) | 1999-11-12 | 2001-08-07 | Intel Corporation | Direct build-up layer on an encapsulated die package |
US6279815B1 (en) | 1998-06-17 | 2001-08-28 | International Business Machines Corporation | Stacked chip process carrier |
US20020003297A1 (en) | 1998-12-30 | 2002-01-10 | Michael Smola | Vertically integrated semiconductor configuration |
US20020003232A1 (en) | 1998-08-31 | 2002-01-10 | Micron Technology, Inc. | Silicon interposer with optical connections |
US6355501B1 (en) | 2000-09-21 | 2002-03-12 | International Business Machines Corporation | Three-dimensional chip stacking assembly |
US20020081755A1 (en) | 2000-12-22 | 2002-06-27 | Yinon Degani | Method of testing and constructing monolithic multi-chip modules |
US6434016B2 (en) | 1999-06-18 | 2002-08-13 | Intel Corporation | Apparatus for interconnecting multiple devices on a circuit board |
US6448661B1 (en) | 2001-02-09 | 2002-09-10 | Samsung Electornics Co., Ltd. | Three-dimensional multi-chip package having chip selection pads and manufacturing method thereof |
US6461895B1 (en) | 1999-01-05 | 2002-10-08 | Intel Corporation | Process for making active interposer for high performance packaging applications |
US20030035270A1 (en) | 2001-08-16 | 2003-02-20 | Wen-Lo Shieh | Semiconductor chip package with cooling arrangement |
US6570248B1 (en) | 1998-08-31 | 2003-05-27 | Micron Technology, Inc. | Structure and method for a high-performance electronic packaging assembly |
US6600222B1 (en) | 2002-07-17 | 2003-07-29 | Intel Corporation | Stacked microelectronic packages |
US6603072B1 (en) | 2001-04-06 | 2003-08-05 | Amkor Technology, Inc. | Making leadframe semiconductor packages with stacked dies and interconnecting interposer |
US6607938B2 (en) | 2001-07-19 | 2003-08-19 | Samsung Electronics Co., Ltd. | Wafer level stack chip package and method for manufacturing same |
US6661085B2 (en) | 2002-02-06 | 2003-12-09 | Intel Corporation | Barrier structure against corrosion and contamination in three-dimensional (3-D) wafer-to-wafer vertical stack |
US20040056344A1 (en) * | 2001-11-22 | 2004-03-25 | Tsuyoshi Ogawa | Multi-chip circuit module and method for producing the same |
US6762076B2 (en) | 2002-02-20 | 2004-07-13 | Intel Corporation | Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices |
US6790748B2 (en) | 2002-12-19 | 2004-09-14 | Intel Corporation | Thinning techniques for wafer-to-wafer vertical stacks |
US6791195B2 (en) * | 2000-04-24 | 2004-09-14 | Nec Electronics Corporation | Semiconductor device and manufacturing method of the same |
US20040245608A1 (en) | 2003-06-09 | 2004-12-09 | Siliconware Precision Industries Co., Ltd. | Semiconductor package having conductive bumps on chip and method for fabricating the same |
US6879041B2 (en) | 2002-04-17 | 2005-04-12 | Renesas Technology Corp. | Semiconductor device with joint structure having lead-free solder layer over nickel layer |
US6887769B2 (en) | 2002-02-06 | 2005-05-03 | Intel Corporation | Dielectric recess for wafer-to-wafer and die-to-die metal bonding and method of fabricating the same |
US6908565B2 (en) | 2002-12-24 | 2005-06-21 | Intel Corporation | Etch thinning techniques for wafer-to-wafer vertical stacks |
US6908785B2 (en) | 2001-12-06 | 2005-06-21 | Samsung Electronics Co., Ltd. | Multi-chip package (MCP) with a conductive bar and method for manufacturing the same |
US6924551B2 (en) | 2003-05-28 | 2005-08-02 | Intel Corporation | Through silicon via, folded flex microelectronic package |
US6943067B2 (en) | 2002-01-08 | 2005-09-13 | Advanced Micro Devices, Inc. | Three-dimensional integrated semiconductor devices |
US6946384B2 (en) | 2003-06-06 | 2005-09-20 | Intel Corporation | Stacked device underfill and a method of fabrication |
US6975016B2 (en) | 2002-02-06 | 2005-12-13 | Intel Corporation | Wafer bonding using a flexible bladder press and thinned wafers for three-dimensional (3D) wafer-to-wafer vertical stack integration, and application thereof |
US20060145328A1 (en) | 2005-01-06 | 2006-07-06 | Shih-Ping Hsu | Three dimensional package structure with semiconductor chip embedded in substrate and method for fabricating the same |
US7087538B2 (en) | 2004-08-16 | 2006-08-08 | Intel Corporation | Method to fill the gap between coupled wafers |
US7098542B1 (en) | 2003-11-07 | 2006-08-29 | Xilinx, Inc. | Multi-chip configuration to connect flip-chips to flip-chips |
US20060249828A1 (en) | 2005-05-04 | 2006-11-09 | Stats Chippac Ltd | Stacked Package Semiconductor Module having Packages Stacked in a Cavity in the Module Substrate |
US7151009B2 (en) | 2004-06-18 | 2006-12-19 | Samsung Electronics Co., Ltd. | Method for manufacturing wafer level chip stack package |
US7215033B2 (en) | 2003-11-19 | 2007-05-08 | Samsung Electronics Co., Ltd. | Wafer level stack structure for system-in-package and method thereof |
US7217994B2 (en) * | 2004-12-01 | 2007-05-15 | Kyocera Wireless Corp. | Stack package for high density integrated circuits |
US7276799B2 (en) | 2003-08-26 | 2007-10-02 | Samsung Electronics Co., Ltd. | Chip stack package and manufacturing method thereof |
US7279795B2 (en) | 2005-12-29 | 2007-10-09 | Intel Corporation | Stacked die semiconductor package |
US7307005B2 (en) | 2004-06-30 | 2007-12-11 | Intel Corporation | Wafer bonding with highly compliant plate having filler material enclosed hollow core |
US20070289127A1 (en) | 2006-04-20 | 2007-12-20 | Amitec- Advanced Multilayer Interconnect Technologies Ltd | Coreless cavity substrates for chip packaging and their fabrication |
US7317256B2 (en) | 2005-06-01 | 2008-01-08 | Intel Corporation | Electronic packaging including die with through silicon via |
US7320928B2 (en) | 2003-06-20 | 2008-01-22 | Intel Corporation | Method of forming a stacked device filler |
US7345350B2 (en) | 2003-09-23 | 2008-03-18 | Micron Technology, Inc. | Process and integration scheme for fabricating conductive components, through-vias and semiconductor components including conductive through-wafer vias |
JP2008103536A (en) | 2006-10-19 | 2008-05-01 | Shinko Electric Ind Co Ltd | Semiconductor package and manufacturing method thereof |
US20080116589A1 (en) * | 2006-11-17 | 2008-05-22 | Zong-Fu Li | Ball grid array package assembly with integrated voltage regulator |
US7402515B2 (en) | 2005-06-28 | 2008-07-22 | Intel Corporation | Method of forming through-silicon vias with stress buffer collars and resulting devices |
US7402442B2 (en) | 2005-12-21 | 2008-07-22 | International Business Machines Corporation | Physically highly secure multi-chip assembly |
US7410884B2 (en) | 2005-11-21 | 2008-08-12 | Intel Corporation | 3D integrated circuits using thick metal for backside connections and offset bumps |
US7432592B2 (en) | 2005-10-13 | 2008-10-07 | Intel Corporation | Integrated micro-channels for 3D through silicon architectures |
US20080248610A1 (en) | 2007-04-03 | 2008-10-09 | Advanpack Solutions Pte Ltd | Thermal bonding process for chip packaging |
US20080265434A1 (en) | 2004-06-30 | 2008-10-30 | Nec Electronics Corporation | Semiconductor device having a sealing resin and method of manufacturing the same |
US20080272477A1 (en) | 2007-05-04 | 2008-11-06 | Stats Chippac, Ltd. | Package-on-Package Using Through-Hole Via Die on Saw Streets |
US20080283992A1 (en) | 2007-05-17 | 2008-11-20 | Texas Instruments Incorporated | Multi layer low cost cavity substrate fabrication for pop packages |
US20080315372A1 (en) | 2007-06-20 | 2008-12-25 | Stats Chippac, Ltd. | Wafer Level Integration Package |
US7494845B2 (en) | 2004-06-22 | 2009-02-24 | Samsung Electronics Co., Ltd. | Method of forming a thin wafer stack for a wafer level package |
US20090065927A1 (en) | 2007-09-06 | 2009-03-12 | Infineon Technologies Ag | Semiconductor Device and Methods of Manufacturing Semiconductor Devices |
US7528494B2 (en) | 2005-11-03 | 2009-05-05 | International Business Machines Corporation | Accessible chip stack and process of manufacturing thereof |
US20090121326A1 (en) | 2007-11-09 | 2009-05-14 | Jong Hoon Kim | Semiconductor package module |
US7557597B2 (en) | 2005-06-03 | 2009-07-07 | International Business Machines Corporation | Stacked chip security |
US20090186446A1 (en) | 2007-11-29 | 2009-07-23 | Samsung Electronics Co., Ltd. | Semiconductor device packages and methods of fabricating the same |
US7576435B2 (en) | 2007-04-27 | 2009-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Low-cost and ultra-fine integrated circuit packaging technique |
US20090230531A1 (en) | 2008-03-13 | 2009-09-17 | Stats Chippac, Ltd. | Semiconductor Package with Penetrable Encapsulant Joining Semiconductor Die and Method Thereof |
JP4339309B2 (en) | 1999-11-30 | 2009-10-07 | 富士通マイクロエレクトロニクス株式会社 | Semiconductor device |
KR20090122277A (en) | 2007-03-09 | 2009-11-26 | 마이크론 테크놀로지, 인크 | Microelectronic workpieces and methods for manufacturing microelectronic devices using such workpieces |
US7632719B2 (en) | 2002-11-15 | 2009-12-15 | Fairchild Korea Semiconductor, Ltd | Wafer-level chip scale package and method for fabricating and using the same |
US20090309212A1 (en) | 2008-06-11 | 2009-12-17 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Stress Relief Layer Between Die and Interconnect Structure |
US20090321921A1 (en) | 2008-06-30 | 2009-12-31 | Taejoo Hwang | Embedded wiring board, semiconductor package including the same and method of fabricating the same |
US20100019370A1 (en) | 2008-07-24 | 2010-01-28 | Infineon Technologies Ag | Semiconductor device and manufacturing method |
US7659632B2 (en) | 2006-11-03 | 2010-02-09 | Taiwan Seminconductor Manufacturing Co., Ltd. | Solder bump structure and method of manufacturing same |
US20100052135A1 (en) | 2007-12-26 | 2010-03-04 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming the Device Using Sacrificial Carrier |
US20100102428A1 (en) | 2008-10-28 | 2010-04-29 | Samsung Electronics Co., Ltd | Semiconductor package |
US20100244219A1 (en) | 2009-03-26 | 2010-09-30 | Reza Argenty Pagaila | Integrated circuit packaging system with package stacking and method of manufacture thereof |
US7834450B2 (en) | 2007-08-20 | 2010-11-16 | Samsung Electronics Co., Ltd. | Semiconductor package having memory devices stacked on logic device |
US20110024888A1 (en) | 2009-07-31 | 2011-02-03 | Stats Chippac, Ltd. | Semiconductor Device and Method of Mounting Die with TSV in Cavity of Substrate for Electrical Interconnect of FI-POP |
US20110241192A1 (en) | 2010-04-02 | 2011-10-06 | Advanced Semiconductor Engineering, Inc. | Wafer-Level Semiconductor Device Packages with Stacking Functionality |
US20110278732A1 (en) | 2010-05-13 | 2011-11-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect Structures for Substrate |
US20110285005A1 (en) | 2010-05-18 | 2011-11-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems having interposers |
US20110291288A1 (en) | 2010-05-26 | 2011-12-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems having interposers |
US20110304999A1 (en) | 2010-06-10 | 2011-12-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interposer-on-Glass Package Structures |
US20120049352A1 (en) | 2010-08-25 | 2012-03-01 | Samsung Electronics Co., Ltd | Multi-chip package and method of manufacturing the same |
US8164171B2 (en) | 2009-05-14 | 2012-04-24 | Megica Corporation | System-in packages |
US8284561B2 (en) | 2010-08-05 | 2012-10-09 | Advanced Semiconductor Engineering, Inc. | Embedded component package structure |
US20120286407A1 (en) | 2011-05-12 | 2012-11-15 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Leadframe with Conductive Bodies for Vertical Electrical Interconnect of Semiconductor Die |
US8361842B2 (en) | 2010-07-30 | 2013-01-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded wafer-level bonding approaches |
US20130026468A1 (en) | 2010-04-07 | 2013-01-31 | Shimadzu Corporation | Radiation detector and method of manufacturing the same |
US20130062760A1 (en) | 2010-10-14 | 2013-03-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging Methods and Structures Using a Die Attach Film |
US20130062761A1 (en) | 2011-09-09 | 2013-03-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging Methods and Structures for Semiconductor Devices |
US20130082364A1 (en) | 2011-09-30 | 2013-04-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | EMI Package AND METHOD FOR MAKING SAME |
US20130119533A1 (en) | 2011-11-16 | 2013-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package for Three Dimensional Integrated Circuit |
US20130168848A1 (en) | 2011-12-28 | 2013-07-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor device and method of packaging the semiconductor device |
KR20130077031A (en) | 2011-12-29 | 2013-07-09 | 주식회사 네패스 | Semiconductor package and method of manufacturing the same |
US20130214426A1 (en) * | 2012-02-21 | 2013-08-22 | Broadcom Corporation | Semiconductor Package Including an Organic Substrate and Interposer Having Through-Semiconductor Vias |
US8519537B2 (en) | 2010-02-26 | 2013-08-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D semiconductor package interposer with die cavity |
US20130307140A1 (en) | 2012-05-18 | 2013-11-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging with interposer frame |
US8680647B2 (en) | 2011-12-29 | 2014-03-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages with passive devices and methods of forming the same |
US8703542B2 (en) | 2012-05-18 | 2014-04-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer-level packaging mechanisms |
US8759964B2 (en) | 2007-07-17 | 2014-06-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer level package structure and fabrication methods |
US8778738B1 (en) | 2013-02-19 | 2014-07-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor devices and packaging devices and methods |
US8785299B2 (en) | 2012-11-30 | 2014-07-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package with a fan-out structure and method of forming the same |
US20140203429A1 (en) | 2013-01-18 | 2014-07-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out package structure and methods for forming the same |
US8796846B2 (en) | 2008-12-12 | 2014-08-05 | Stats Chippac, Ltd. | Semiconductor device with a vertical interconnect structure for 3-D FO-WLCSP |
US20140217610A1 (en) | 2010-02-26 | 2014-08-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D Semiconductor Package Interposer with Die Cavity |
US20140225222A1 (en) | 2013-02-11 | 2014-08-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package with metal-insulator-metal capacitor and method of manufacturing the same |
US8809996B2 (en) | 2012-06-29 | 2014-08-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package with passive devices and method of forming the same |
US8829676B2 (en) | 2011-06-28 | 2014-09-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure for wafer level package |
US20140252646A1 (en) | 2013-03-06 | 2014-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect Structure for Package-on-Package Devices |
US20140264930A1 (en) | 2013-03-15 | 2014-09-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-Out Interconnect Structure and Method for Forming Same |
US8877554B2 (en) | 2013-03-15 | 2014-11-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor devices, methods of packaging semiconductor devices, and PoP devices |
US8896109B2 (en) | 2010-09-03 | 2014-11-25 | Stats Chippac, Ltd. | Semiconductor device and method of forming different height conductive pillars to electrically interconnect stacked laterally offset semiconductor die |
US8970023B2 (en) | 2013-02-04 | 2015-03-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure and methods of forming same |
US20150235989A1 (en) | 2014-02-14 | 2015-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US20150235936A1 (en) | 2014-02-14 | 2015-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US20150235915A1 (en) | 2014-02-14 | 2015-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate Design for Semiconductor Packages and Method of Forming Same |
US20150235990A1 (en) | 2014-02-14 | 2015-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
Family Cites Families (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04339309A (en) | 1991-05-15 | 1992-11-26 | Hitachi Ltd | Magneto-resistance effect element using multilayred magneto-resistance effect film |
US5977640A (en) | 1998-06-26 | 1999-11-02 | International Business Machines Corporation | Highly integrated chip-on-chip packaging |
US6537482B1 (en) | 2000-08-08 | 2003-03-25 | Micron Technology, Inc. | Underfill and encapsulation of carrier substrate-mounted flip-chip components using stereolithography |
TWI225299B (en) | 2003-05-02 | 2004-12-11 | Advanced Semiconductor Eng | Stacked flip chip package |
US7527090B2 (en) * | 2003-06-30 | 2009-05-05 | Intel Corporation | Heat dissipating device with preselected designed interface for thermal interface materials |
JP2005175423A (en) | 2003-11-18 | 2005-06-30 | Denso Corp | Semiconductor package |
US7049208B2 (en) | 2004-10-11 | 2006-05-23 | Intel Corporation | Method of manufacturing of thin based substrate |
US7279786B2 (en) | 2005-02-04 | 2007-10-09 | Stats Chippac Ltd. | Nested integrated circuit package on package system |
US7250675B2 (en) | 2005-05-05 | 2007-07-31 | International Business Machines Corporation | Method and apparatus for forming stacked die and substrate structures for increased packing density |
KR101037229B1 (en) | 2006-04-27 | 2011-05-25 | 스미토모 베이클리트 컴퍼니 리미티드 | Semiconductor device and semiconductor device manufacturing method |
US7646093B2 (en) * | 2006-12-20 | 2010-01-12 | Intel Corporation | Thermal management of dies on a secondary side of a package |
US20080157316A1 (en) | 2007-01-03 | 2008-07-03 | Advanced Chip Engineering Technology Inc. | Multi-chips package and method of forming the same |
US7518226B2 (en) | 2007-02-06 | 2009-04-14 | Stats Chippac Ltd. | Integrated circuit packaging system with interposer |
US20090230409A1 (en) * | 2008-03-17 | 2009-09-17 | Philips Lumileds Lighting Company, Llc | Underfill process for flip-chip leds |
US20100244223A1 (en) | 2009-03-25 | 2010-09-30 | Cho Namju | Integrated circuit packaging system with an integral-interposer-structure and method of manufacture thereof |
US8759949B2 (en) | 2009-04-30 | 2014-06-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer backside structures having copper pillars |
US8604602B2 (en) | 2009-05-15 | 2013-12-10 | Stats Chippac Ltd. | Integrated circuit packaging system with reinforced encapsulant having embedded interconnect and method of manufacture thereof |
US20100327419A1 (en) | 2009-06-26 | 2010-12-30 | Sriram Muthukumar | Stacked-chip packages in package-on-package apparatus, methods of assembling same, and systems containing same |
US8063654B2 (en) | 2009-07-17 | 2011-11-22 | Xilinx, Inc. | Apparatus and method for testing of stacked die structure |
US8803332B2 (en) | 2009-09-11 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Delamination resistance of stacked dies in die saw |
US8143097B2 (en) | 2009-09-23 | 2012-03-27 | Stats Chippac, Ltd. | Semiconductor device and method of forming open cavity in TSV interposer to contain semiconductor die in WLCSMP |
US9875911B2 (en) | 2009-09-23 | 2018-01-23 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming interposer with opening to contain semiconductor die |
US10297550B2 (en) | 2010-02-05 | 2019-05-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D IC architecture with interposer and interconnect structure for bonding dies |
KR101683814B1 (en) | 2010-07-26 | 2016-12-08 | 삼성전자주식회사 | Semiconductor apparatus having through vias |
US8472190B2 (en) * | 2010-09-24 | 2013-06-25 | Ati Technologies Ulc | Stacked semiconductor chip device with thermal management |
US8936966B2 (en) | 2012-02-08 | 2015-01-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods for semiconductor devices |
US9245773B2 (en) | 2011-09-02 | 2016-01-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device packaging methods and structures thereof |
US9123763B2 (en) | 2011-10-12 | 2015-09-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package-on-package (PoP) structure having at least one package comprising one die being disposed in a core material between first and second surfaces of the core material |
US9258922B2 (en) | 2012-01-18 | 2016-02-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | PoP structures including through-assembly via modules |
US9006004B2 (en) | 2012-03-23 | 2015-04-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Probing chips during package formation |
US9129929B2 (en) | 2012-04-19 | 2015-09-08 | Sony Corporation | Thermal package with heat slug for die stacks |
US10008475B2 (en) * | 2012-09-27 | 2018-06-26 | Intel Corporation | Stacked-die including a die in a package substrate |
US9209156B2 (en) | 2012-09-28 | 2015-12-08 | Taiwan Semiconductor Manufacturing Co., Ltd. | Three dimensional integrated circuits stacking approach |
US9508674B2 (en) | 2012-11-14 | 2016-11-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Warpage control of semiconductor die package |
US9202782B2 (en) | 2013-01-07 | 2015-12-01 | Intel Corporation | Embedded package in PCB build up |
US9378982B2 (en) | 2013-01-31 | 2016-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Die package with openings surrounding end-portions of through package vias (TPVs) and package on package (PoP) using the die package |
US8933551B2 (en) | 2013-03-08 | 2015-01-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D-packages and methods for forming the same |
US9087832B2 (en) | 2013-03-08 | 2015-07-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Warpage reduction and adhesion improvement of semiconductor die package |
US9847315B2 (en) | 2013-08-30 | 2017-12-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages, packaging methods, and packaged semiconductor devices |
US9018040B2 (en) | 2013-09-30 | 2015-04-28 | International Business Machines Corporation | Power distribution for 3D semiconductor package |
US9870946B2 (en) | 2013-12-31 | 2018-01-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer level package structure and method of forming same |
US9653442B2 (en) | 2014-01-17 | 2017-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and methods of forming same |
-
2014
- 2014-02-14 US US14/181,367 patent/US9653443B2/en active Active
-
2017
- 2017-05-15 US US15/595,782 patent/US11158614B2/en active Active
Patent Citations (137)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4728751A (en) | 1986-10-06 | 1988-03-01 | International Business Machines Corporation | Flexible electrical connection and method of making same |
US4811082A (en) | 1986-11-12 | 1989-03-07 | International Business Machines Corporation | High performance integrated circuit packaging structure |
US4990462A (en) | 1989-04-12 | 1991-02-05 | Advanced Micro Devices, Inc. | Method for coplanar integration of semiconductor ic devices |
US5075253A (en) | 1989-04-12 | 1991-12-24 | Advanced Micro Devices, Inc. | Method of coplanar integration of semiconductor IC devices |
US5380681A (en) | 1994-03-21 | 1995-01-10 | United Microelectronics Corporation | Three-dimensional multichip package and methods of fabricating |
US5481133A (en) | 1994-03-21 | 1996-01-02 | United Microelectronics Corporation | Three-dimensional multichip package |
US6002177A (en) | 1995-12-27 | 1999-12-14 | International Business Machines Corporation | High density integrated circuit packaging with chip stacking and via interconnections |
US6187678B1 (en) | 1995-12-27 | 2001-02-13 | International Business Machines Corporation | High density integrated circuit packaging with chip stacking and via interconnections |
US6236115B1 (en) | 1995-12-27 | 2001-05-22 | International Business Machines Corporation | High density integrated circuit packaging with chip stacking and via interconnections |
US5818404A (en) | 1996-03-04 | 1998-10-06 | Motorola, Inc. | Integrated electro-optical package |
US5895978A (en) * | 1997-04-02 | 1999-04-20 | International Business Machines Corporation | High density signal multiplexing interposer |
US6025648A (en) | 1997-04-17 | 2000-02-15 | Nec Corporation | Shock resistant semiconductor device and method for producing same |
US6279815B1 (en) | 1998-06-17 | 2001-08-28 | International Business Machines Corporation | Stacked chip process carrier |
US6570248B1 (en) | 1998-08-31 | 2003-05-27 | Micron Technology, Inc. | Structure and method for a high-performance electronic packaging assembly |
US20020003232A1 (en) | 1998-08-31 | 2002-01-10 | Micron Technology, Inc. | Silicon interposer with optical connections |
US20020003297A1 (en) | 1998-12-30 | 2002-01-10 | Michael Smola | Vertically integrated semiconductor configuration |
US6271059B1 (en) | 1999-01-04 | 2001-08-07 | International Business Machines Corporation | Chip interconnection structure using stub terminals |
US6461895B1 (en) | 1999-01-05 | 2002-10-08 | Intel Corporation | Process for making active interposer for high performance packaging applications |
US6229216B1 (en) | 1999-01-11 | 2001-05-08 | Intel Corporation | Silicon interposer and multi-chip-module (MCM) with through substrate vias |
US6562653B1 (en) | 1999-01-11 | 2003-05-13 | Intel Corporation | Silicon interposer and multi-chip-module (MCM) with through substrate vias |
US6434016B2 (en) | 1999-06-18 | 2002-08-13 | Intel Corporation | Apparatus for interconnecting multiple devices on a circuit board |
US6271469B1 (en) | 1999-11-12 | 2001-08-07 | Intel Corporation | Direct build-up layer on an encapsulated die package |
JP4339309B2 (en) | 1999-11-30 | 2009-10-07 | 富士通マイクロエレクトロニクス株式会社 | Semiconductor device |
US6791195B2 (en) * | 2000-04-24 | 2004-09-14 | Nec Electronics Corporation | Semiconductor device and manufacturing method of the same |
US6355501B1 (en) | 2000-09-21 | 2002-03-12 | International Business Machines Corporation | Three-dimensional chip stacking assembly |
US20020081755A1 (en) | 2000-12-22 | 2002-06-27 | Yinon Degani | Method of testing and constructing monolithic multi-chip modules |
US6448661B1 (en) | 2001-02-09 | 2002-09-10 | Samsung Electornics Co., Ltd. | Three-dimensional multi-chip package having chip selection pads and manufacturing method thereof |
US6603072B1 (en) | 2001-04-06 | 2003-08-05 | Amkor Technology, Inc. | Making leadframe semiconductor packages with stacked dies and interconnecting interposer |
US6607938B2 (en) | 2001-07-19 | 2003-08-19 | Samsung Electronics Co., Ltd. | Wafer level stack chip package and method for manufacturing same |
US20030035270A1 (en) | 2001-08-16 | 2003-02-20 | Wen-Lo Shieh | Semiconductor chip package with cooling arrangement |
US20040056344A1 (en) * | 2001-11-22 | 2004-03-25 | Tsuyoshi Ogawa | Multi-chip circuit module and method for producing the same |
US7531890B2 (en) | 2001-12-06 | 2009-05-12 | Samsung Electronics Co., Ltd. | Multi-chip package (MCP) with a conductive bar and method for manufacturing the same |
US6908785B2 (en) | 2001-12-06 | 2005-06-21 | Samsung Electronics Co., Ltd. | Multi-chip package (MCP) with a conductive bar and method for manufacturing the same |
US6943067B2 (en) | 2002-01-08 | 2005-09-13 | Advanced Micro Devices, Inc. | Three-dimensional integrated semiconductor devices |
US7056807B2 (en) | 2002-02-06 | 2006-06-06 | Intel Corporation | Barrier structure against corrosion and contamination in three-dimensional (3-D) wafer-to-wafer vertical stack |
US7037804B2 (en) | 2002-02-06 | 2006-05-02 | Intel Corporation | Wafer bonding using a flexible bladder press for three dimensional (3D) vertical stack integration |
US6975016B2 (en) | 2002-02-06 | 2005-12-13 | Intel Corporation | Wafer bonding using a flexible bladder press and thinned wafers for three-dimensional (3D) wafer-to-wafer vertical stack integration, and application thereof |
US6661085B2 (en) | 2002-02-06 | 2003-12-09 | Intel Corporation | Barrier structure against corrosion and contamination in three-dimensional (3-D) wafer-to-wafer vertical stack |
US6887769B2 (en) | 2002-02-06 | 2005-05-03 | Intel Corporation | Dielectric recess for wafer-to-wafer and die-to-die metal bonding and method of fabricating the same |
US7157787B2 (en) | 2002-02-20 | 2007-01-02 | Intel Corporation | Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices |
US6762076B2 (en) | 2002-02-20 | 2004-07-13 | Intel Corporation | Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices |
US6879041B2 (en) | 2002-04-17 | 2005-04-12 | Renesas Technology Corp. | Semiconductor device with joint structure having lead-free solder layer over nickel layer |
US6600222B1 (en) | 2002-07-17 | 2003-07-29 | Intel Corporation | Stacked microelectronic packages |
US7632719B2 (en) | 2002-11-15 | 2009-12-15 | Fairchild Korea Semiconductor, Ltd | Wafer-level chip scale package and method for fabricating and using the same |
US6790748B2 (en) | 2002-12-19 | 2004-09-14 | Intel Corporation | Thinning techniques for wafer-to-wafer vertical stacks |
US6908565B2 (en) | 2002-12-24 | 2005-06-21 | Intel Corporation | Etch thinning techniques for wafer-to-wafer vertical stacks |
US6924551B2 (en) | 2003-05-28 | 2005-08-02 | Intel Corporation | Through silicon via, folded flex microelectronic package |
US6946384B2 (en) | 2003-06-06 | 2005-09-20 | Intel Corporation | Stacked device underfill and a method of fabrication |
US20040245608A1 (en) | 2003-06-09 | 2004-12-09 | Siliconware Precision Industries Co., Ltd. | Semiconductor package having conductive bumps on chip and method for fabricating the same |
US7320928B2 (en) | 2003-06-20 | 2008-01-22 | Intel Corporation | Method of forming a stacked device filler |
US7276799B2 (en) | 2003-08-26 | 2007-10-02 | Samsung Electronics Co., Ltd. | Chip stack package and manufacturing method thereof |
US7345350B2 (en) | 2003-09-23 | 2008-03-18 | Micron Technology, Inc. | Process and integration scheme for fabricating conductive components, through-vias and semiconductor components including conductive through-wafer vias |
US7098542B1 (en) | 2003-11-07 | 2006-08-29 | Xilinx, Inc. | Multi-chip configuration to connect flip-chips to flip-chips |
US7215033B2 (en) | 2003-11-19 | 2007-05-08 | Samsung Electronics Co., Ltd. | Wafer level stack structure for system-in-package and method thereof |
US7151009B2 (en) | 2004-06-18 | 2006-12-19 | Samsung Electronics Co., Ltd. | Method for manufacturing wafer level chip stack package |
US7494845B2 (en) | 2004-06-22 | 2009-02-24 | Samsung Electronics Co., Ltd. | Method of forming a thin wafer stack for a wafer level package |
US7307005B2 (en) | 2004-06-30 | 2007-12-11 | Intel Corporation | Wafer bonding with highly compliant plate having filler material enclosed hollow core |
US20100314749A1 (en) | 2004-06-30 | 2010-12-16 | Nec Electronics Corporation | Semiconductor device having a sealing resin and method of manufacturing the same |
US20080265434A1 (en) | 2004-06-30 | 2008-10-30 | Nec Electronics Corporation | Semiconductor device having a sealing resin and method of manufacturing the same |
US7087538B2 (en) | 2004-08-16 | 2006-08-08 | Intel Corporation | Method to fill the gap between coupled wafers |
US7217994B2 (en) * | 2004-12-01 | 2007-05-15 | Kyocera Wireless Corp. | Stack package for high density integrated circuits |
US20060145328A1 (en) | 2005-01-06 | 2006-07-06 | Shih-Ping Hsu | Three dimensional package structure with semiconductor chip embedded in substrate and method for fabricating the same |
US20060249828A1 (en) | 2005-05-04 | 2006-11-09 | Stats Chippac Ltd | Stacked Package Semiconductor Module having Packages Stacked in a Cavity in the Module Substrate |
US7317256B2 (en) | 2005-06-01 | 2008-01-08 | Intel Corporation | Electronic packaging including die with through silicon via |
US7557597B2 (en) | 2005-06-03 | 2009-07-07 | International Business Machines Corporation | Stacked chip security |
US7402515B2 (en) | 2005-06-28 | 2008-07-22 | Intel Corporation | Method of forming through-silicon vias with stress buffer collars and resulting devices |
US7432592B2 (en) | 2005-10-13 | 2008-10-07 | Intel Corporation | Integrated micro-channels for 3D through silicon architectures |
US7528494B2 (en) | 2005-11-03 | 2009-05-05 | International Business Machines Corporation | Accessible chip stack and process of manufacturing thereof |
US7410884B2 (en) | 2005-11-21 | 2008-08-12 | Intel Corporation | 3D integrated circuits using thick metal for backside connections and offset bumps |
US7402442B2 (en) | 2005-12-21 | 2008-07-22 | International Business Machines Corporation | Physically highly secure multi-chip assembly |
US7279795B2 (en) | 2005-12-29 | 2007-10-09 | Intel Corporation | Stacked die semiconductor package |
US20070289127A1 (en) | 2006-04-20 | 2007-12-20 | Amitec- Advanced Multilayer Interconnect Technologies Ltd | Coreless cavity substrates for chip packaging and their fabrication |
JP2008103536A (en) | 2006-10-19 | 2008-05-01 | Shinko Electric Ind Co Ltd | Semiconductor package and manufacturing method thereof |
US7659632B2 (en) | 2006-11-03 | 2010-02-09 | Taiwan Seminconductor Manufacturing Co., Ltd. | Solder bump structure and method of manufacturing same |
US20080116589A1 (en) * | 2006-11-17 | 2008-05-22 | Zong-Fu Li | Ball grid array package assembly with integrated voltage regulator |
US7928582B2 (en) | 2007-03-09 | 2011-04-19 | Micron Technology, Inc. | Microelectronic workpieces and methods for manufacturing microelectronic devices using such workpieces |
KR20090122277A (en) | 2007-03-09 | 2009-11-26 | 마이크론 테크놀로지, 인크 | Microelectronic workpieces and methods for manufacturing microelectronic devices using such workpieces |
US20080248610A1 (en) | 2007-04-03 | 2008-10-09 | Advanpack Solutions Pte Ltd | Thermal bonding process for chip packaging |
US7576435B2 (en) | 2007-04-27 | 2009-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Low-cost and ultra-fine integrated circuit packaging technique |
US20080272477A1 (en) | 2007-05-04 | 2008-11-06 | Stats Chippac, Ltd. | Package-on-Package Using Through-Hole Via Die on Saw Streets |
US20080283992A1 (en) | 2007-05-17 | 2008-11-20 | Texas Instruments Incorporated | Multi layer low cost cavity substrate fabrication for pop packages |
US20080315372A1 (en) | 2007-06-20 | 2008-12-25 | Stats Chippac, Ltd. | Wafer Level Integration Package |
US8759964B2 (en) | 2007-07-17 | 2014-06-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer level package structure and fabrication methods |
US7834450B2 (en) | 2007-08-20 | 2010-11-16 | Samsung Electronics Co., Ltd. | Semiconductor package having memory devices stacked on logic device |
US20090065927A1 (en) | 2007-09-06 | 2009-03-12 | Infineon Technologies Ag | Semiconductor Device and Methods of Manufacturing Semiconductor Devices |
US20090121326A1 (en) | 2007-11-09 | 2009-05-14 | Jong Hoon Kim | Semiconductor package module |
US20090186446A1 (en) | 2007-11-29 | 2009-07-23 | Samsung Electronics Co., Ltd. | Semiconductor device packages and methods of fabricating the same |
US20100052135A1 (en) | 2007-12-26 | 2010-03-04 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming the Device Using Sacrificial Carrier |
US20090230531A1 (en) | 2008-03-13 | 2009-09-17 | Stats Chippac, Ltd. | Semiconductor Package with Penetrable Encapsulant Joining Semiconductor Die and Method Thereof |
US20090309212A1 (en) | 2008-06-11 | 2009-12-17 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Stress Relief Layer Between Die and Interconnect Structure |
US20090321921A1 (en) | 2008-06-30 | 2009-12-31 | Taejoo Hwang | Embedded wiring board, semiconductor package including the same and method of fabricating the same |
US20100019370A1 (en) | 2008-07-24 | 2010-01-28 | Infineon Technologies Ag | Semiconductor device and manufacturing method |
US20100102428A1 (en) | 2008-10-28 | 2010-04-29 | Samsung Electronics Co., Ltd | Semiconductor package |
US8796846B2 (en) | 2008-12-12 | 2014-08-05 | Stats Chippac, Ltd. | Semiconductor device with a vertical interconnect structure for 3-D FO-WLCSP |
US20100244219A1 (en) | 2009-03-26 | 2010-09-30 | Reza Argenty Pagaila | Integrated circuit packaging system with package stacking and method of manufacture thereof |
US8164171B2 (en) | 2009-05-14 | 2012-04-24 | Megica Corporation | System-in packages |
US20110024888A1 (en) | 2009-07-31 | 2011-02-03 | Stats Chippac, Ltd. | Semiconductor Device and Method of Mounting Die with TSV in Cavity of Substrate for Electrical Interconnect of FI-POP |
US20140217610A1 (en) | 2010-02-26 | 2014-08-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D Semiconductor Package Interposer with Die Cavity |
US8519537B2 (en) | 2010-02-26 | 2013-08-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D semiconductor package interposer with die cavity |
US20110241192A1 (en) | 2010-04-02 | 2011-10-06 | Advanced Semiconductor Engineering, Inc. | Wafer-Level Semiconductor Device Packages with Stacking Functionality |
US20130026468A1 (en) | 2010-04-07 | 2013-01-31 | Shimadzu Corporation | Radiation detector and method of manufacturing the same |
US20110278732A1 (en) | 2010-05-13 | 2011-11-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect Structures for Substrate |
US20110285005A1 (en) | 2010-05-18 | 2011-11-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems having interposers |
US20110291288A1 (en) | 2010-05-26 | 2011-12-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems having interposers |
US20110304999A1 (en) | 2010-06-10 | 2011-12-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interposer-on-Glass Package Structures |
US8361842B2 (en) | 2010-07-30 | 2013-01-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded wafer-level bonding approaches |
US8284561B2 (en) | 2010-08-05 | 2012-10-09 | Advanced Semiconductor Engineering, Inc. | Embedded component package structure |
US20120049352A1 (en) | 2010-08-25 | 2012-03-01 | Samsung Electronics Co., Ltd | Multi-chip package and method of manufacturing the same |
KR20120019091A (en) | 2010-08-25 | 2012-03-06 | 삼성전자주식회사 | Multi-chip package and method of manufacturing the same |
US8896109B2 (en) | 2010-09-03 | 2014-11-25 | Stats Chippac, Ltd. | Semiconductor device and method of forming different height conductive pillars to electrically interconnect stacked laterally offset semiconductor die |
US20130062760A1 (en) | 2010-10-14 | 2013-03-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging Methods and Structures Using a Die Attach Film |
US20120286407A1 (en) | 2011-05-12 | 2012-11-15 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Leadframe with Conductive Bodies for Vertical Electrical Interconnect of Semiconductor Die |
US8829676B2 (en) | 2011-06-28 | 2014-09-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure for wafer level package |
US20130062761A1 (en) | 2011-09-09 | 2013-03-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging Methods and Structures for Semiconductor Devices |
US20130082364A1 (en) | 2011-09-30 | 2013-04-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | EMI Package AND METHOD FOR MAKING SAME |
US20130119533A1 (en) | 2011-11-16 | 2013-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package for Three Dimensional Integrated Circuit |
US20130168848A1 (en) | 2011-12-28 | 2013-07-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor device and method of packaging the semiconductor device |
US8680647B2 (en) | 2011-12-29 | 2014-03-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages with passive devices and methods of forming the same |
KR20130077031A (en) | 2011-12-29 | 2013-07-09 | 주식회사 네패스 | Semiconductor package and method of manufacturing the same |
US20140353823A1 (en) | 2011-12-29 | 2014-12-04 | Nepes Co., Ltd. | Semiconductor package and method of manufacturing the same |
US20130214426A1 (en) * | 2012-02-21 | 2013-08-22 | Broadcom Corporation | Semiconductor Package Including an Organic Substrate and Interposer Having Through-Semiconductor Vias |
US8703542B2 (en) | 2012-05-18 | 2014-04-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer-level packaging mechanisms |
US20130307140A1 (en) | 2012-05-18 | 2013-11-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging with interposer frame |
US8809996B2 (en) | 2012-06-29 | 2014-08-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package with passive devices and method of forming the same |
US8785299B2 (en) | 2012-11-30 | 2014-07-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package with a fan-out structure and method of forming the same |
US20140203429A1 (en) | 2013-01-18 | 2014-07-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out package structure and methods for forming the same |
US8803306B1 (en) | 2013-01-18 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out package structure and methods for forming the same |
US8970023B2 (en) | 2013-02-04 | 2015-03-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure and methods of forming same |
US20140225222A1 (en) | 2013-02-11 | 2014-08-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package with metal-insulator-metal capacitor and method of manufacturing the same |
US8778738B1 (en) | 2013-02-19 | 2014-07-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor devices and packaging devices and methods |
US20140252646A1 (en) | 2013-03-06 | 2014-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect Structure for Package-on-Package Devices |
US8877554B2 (en) | 2013-03-15 | 2014-11-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor devices, methods of packaging semiconductor devices, and PoP devices |
US20140264930A1 (en) | 2013-03-15 | 2014-09-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-Out Interconnect Structure and Method for Forming Same |
US20150235989A1 (en) | 2014-02-14 | 2015-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US20150235936A1 (en) | 2014-02-14 | 2015-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
US20150235915A1 (en) | 2014-02-14 | 2015-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate Design for Semiconductor Packages and Method of Forming Same |
US20150235990A1 (en) | 2014-02-14 | 2015-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate design for semiconductor packages and method of forming same |
Non-Patent Citations (4)
Title |
---|
Kurita et al., "SMAFTI Package Technology Features Wide-Band and Large-Capacity Memory", Innovative Common Technologies to Support State-of-the-Art Products, pp. 52-56. |
Kurita et al., "SMAFTI Packaging Technology for New Interconnect Hierarchy", IEEE, NEC Electronics Corporation Sagamihara, Kanagawa, 229-1198, Japan, 2009, pp. 220-222. |
Motohashi et al., "SMAFTI Package with Planarized Multilayer Interconnects", IEEE, Electronic Components and Technology Conference, 2009, pp. 599-606. |
Ranganathan, N., et al., •Integration of High Aspect Ratio Tapered Silicon Via for Through-Silicon Interconnection,• 58th Electronic Components and Technology Conference, ECTC 2008., May 2008, pp. 859-865, IEEE, Lake Buena Vista, Florida, United States. |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170250170A1 (en) * | 2014-01-17 | 2017-08-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and methods of forming same |
US10354983B2 (en) * | 2014-01-17 | 2019-07-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and methods of forming same |
US11152344B2 (en) | 2014-01-17 | 2021-10-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and methods of forming same |
US10672719B2 (en) | 2017-09-27 | 2020-06-02 | Samsung Electronics Co., Ltd. | Fan-out semiconductor package |
US20210037649A1 (en) * | 2019-07-31 | 2021-02-04 | Abb Power Electronics Inc. | Interposer printed circuit boards for power modules |
US10993325B2 (en) | 2019-07-31 | 2021-04-27 | Abb Power Electronics Inc. | Interposer printed circuit boards for power modules |
US11439013B2 (en) | 2019-07-31 | 2022-09-06 | ABB Power Electronics, Inc. | Interposer printed circuit boards for power modules |
US11490517B2 (en) * | 2019-07-31 | 2022-11-01 | ABB Power Electronics, Inc. | Interposer printed circuit boards for power modules |
US11495574B2 (en) | 2019-08-16 | 2022-11-08 | Samsung Electronics Co., Ltd. | Semiconductor package |
US20220367399A1 (en) * | 2021-05-13 | 2022-11-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure and method for forming the same |
Also Published As
Publication number | Publication date |
---|---|
US20150235993A1 (en) | 2015-08-20 |
US20170250166A1 (en) | 2017-08-31 |
US11158614B2 (en) | 2021-10-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11158614B2 (en) | Thermal performance structure for semiconductor packages and method of forming same | |
US10867949B2 (en) | Substrate design for semiconductor packages and method of forming same | |
US9935090B2 (en) | Substrate design for semiconductor packages and method of forming same | |
US11637084B2 (en) | Semiconductor package having a through intervia through the molding compound and fan-out redistribution layers disposed over the respective die of the stacked fan-out system-in-package | |
US10937721B2 (en) | Semiconductor structure | |
US20210384120A1 (en) | Semiconductor packages and methods of forming same | |
US11443995B2 (en) | Integrated circuit package and method | |
US11824040B2 (en) | Package component, electronic device and manufacturing method thereof | |
US10026671B2 (en) | Substrate design for semiconductor packages and method of forming same | |
US10269767B2 (en) | Multi-chip packages with multi-fan-out scheme and methods of manufacturing the same | |
US9768090B2 (en) | Substrate design for semiconductor packages and method of forming same | |
US9847320B2 (en) | Semiconductor structure and method of fabricating the same | |
US11854921B2 (en) | Integrated circuit package and method | |
US20210320097A1 (en) | Integrated circuit package and method of forming same | |
KR101684787B1 (en) | Semiconductor package device and method of forming same | |
US11264359B2 (en) | Chip bonded to a redistribution structure with curved conductive lines | |
KR20170135804A (en) | Substrate design for semiconductor packages and method of forming same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHENG, JUNG WEI;WANG, TSUNG-DING;LII, MIRNG-JI;AND OTHERS;REEL/FRAME:032502/0942 Effective date: 20140218 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |