WO2004109750A3 - Wiring for semiconductor device, thin film transistor array panel including wiring, and manufacturing method thereof - Google Patents

Wiring for semiconductor device, thin film transistor array panel including wiring, and manufacturing method thereof Download PDF

Info

Publication number
WO2004109750A3
WO2004109750A3 PCT/KR2004/001381 KR2004001381W WO2004109750A3 WO 2004109750 A3 WO2004109750 A3 WO 2004109750A3 KR 2004001381 W KR2004001381 W KR 2004001381W WO 2004109750 A3 WO2004109750 A3 WO 2004109750A3
Authority
WO
WIPO (PCT)
Prior art keywords
wiring
manufacturing
thin film
forming
gate
Prior art date
Application number
PCT/KR2004/001381
Other languages
French (fr)
Other versions
WO2004109750A2 (en
Inventor
Beom-Seok Cho
Hee-Jung Yang
Chang-Oh Jeong
Jae-Gab Lee
Myung-Mo Sung
Original Assignee
Samsung Electronics Co Ltd
Beom-Seok Cho
Hee-Jung Yang
Chang-Oh Jeong
Jae-Gab Lee
Myung-Mo Sung
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd, Beom-Seok Cho, Hee-Jung Yang, Chang-Oh Jeong, Jae-Gab Lee, Myung-Mo Sung filed Critical Samsung Electronics Co Ltd
Publication of WO2004109750A2 publication Critical patent/WO2004109750A2/en
Publication of WO2004109750A3 publication Critical patent/WO2004109750A3/en

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y30/00Nanotechnology for materials or surface science, e.g. nanocomposites
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic

Abstract

A method of manufacturing a thin film panel is provided, which includes: forming a gate line (20) on a substrate (10), the gate line including a gate electrode; forming a gate insulating layer on the gate line; forming a silicon layer formed on the gate insulating layer; forming a data line intersecting the gate line and a drain electrode separated from the data line on the silicon layer or on the gate insulating layer; and forming a self assembled monolayer (SAM) (30) on at least one of the gate line and the data line.
PCT/KR2004/001381 2003-06-10 2004-06-10 Wiring for semiconductor device, thin film transistor array panel including wiring, and manufacturing method thereof WO2004109750A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2003-0037148 2003-06-10
KR1020030037148A KR20040105975A (en) 2003-06-10 2003-06-10 Wiring for semiconductor device, method for manufacturing the wiring, thin film transistor array panel including the wiring, and method for manufacturing the panel

Publications (2)

Publication Number Publication Date
WO2004109750A2 WO2004109750A2 (en) 2004-12-16
WO2004109750A3 true WO2004109750A3 (en) 2006-01-26

Family

ID=33509642

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2004/001381 WO2004109750A2 (en) 2003-06-10 2004-06-10 Wiring for semiconductor device, thin film transistor array panel including wiring, and manufacturing method thereof

Country Status (2)

Country Link
KR (1) KR20040105975A (en)
WO (1) WO2004109750A2 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2016408A2 (en) * 2006-05-03 2009-01-21 Koninklijke Philips Electronics N.V. Biosensor device
KR20100091663A (en) 2009-02-11 2010-08-19 삼성전자주식회사 Surface modifying agent, laminated structure using the same, method of manufacturing the structure, and transistor including the same
US8415252B2 (en) * 2010-01-07 2013-04-09 International Business Machines Corporation Selective copper encapsulation layer deposition
KR20140107968A (en) 2013-02-28 2014-09-05 한국전자통신연구원 Method for transferring graphene
KR20210013508A (en) 2019-07-26 2021-02-04 삼성디스플레이 주식회사 Optical sensor, manufacturing method of the optical sensor and display device including the optical sensor
US11903328B2 (en) * 2020-02-07 2024-02-13 International Business Machines Corporation Self assembled monolayer formed on a quantum device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6395454B1 (en) * 1997-08-04 2002-05-28 Infineon Technologies Ag Integrated electrical circuit with passivation layer
US20020084252A1 (en) * 2000-12-28 2002-07-04 Buchwalter Stephen L. Self-assembled monolayer etch barrier for indium-tin-oxide useful in manufacturing thin film transistor-liquid crystal displays
US6433359B1 (en) * 2001-09-06 2002-08-13 3M Innovative Properties Company Surface modifying layers for organic thin film transistors

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6395454B1 (en) * 1997-08-04 2002-05-28 Infineon Technologies Ag Integrated electrical circuit with passivation layer
US20020084252A1 (en) * 2000-12-28 2002-07-04 Buchwalter Stephen L. Self-assembled monolayer etch barrier for indium-tin-oxide useful in manufacturing thin film transistor-liquid crystal displays
US6433359B1 (en) * 2001-09-06 2002-08-13 3M Innovative Properties Company Surface modifying layers for organic thin film transistors

Also Published As

Publication number Publication date
KR20040105975A (en) 2004-12-17
WO2004109750A2 (en) 2004-12-16

Similar Documents

Publication Publication Date Title
TW200614855A (en) Organic thin film transistor array and manufacturing method thereof
GB2421834B (en) TFT array substrate and the fabrication method thereof
EP1701387A3 (en) Organic thin film transistor array panel and manufacturing method thereof
WO2003058723A1 (en) Organic thin-film transistor and manufacturing method thereof
TW200629563A (en) Thin film transistor array panel and method for manufacturing the same
EP1434282A3 (en) Protective layer for an organic thin-film transistor
SG125099A1 (en) Semiconductor device and method for manufacturing the same
TW200727492A (en) Organic thin film transistor array panel
WO2006025609A3 (en) Thin film transistor and its manufacturing method
TW200638548A (en) Thin film transistor array panel and manufacturing method thereof
TW200703735A (en) Organic thin film transistor array panel and method of manufacturing the same
TW200625650A (en) Method of manufacturing a flexible thin film transistor array panel including plastic substrate
TW200705671A (en) Thin film transistor substrate and method of making the same
EP1341241A3 (en) Organic thin-film transistor and manufacturing method for the same
GB0327848D0 (en) Array substrate having color filter ion thin film transistor structure for lcd device and method of fabricating the same
WO2003081687A3 (en) Self-aligned nanotube field effect transistor and method of fabricating same
EP2690663A3 (en) Method of manufacturing thin film transistor array panel
TW200707632A (en) Semiconductor device and forming method thereof
WO2003041184A3 (en) Organic field effect transistors
WO2006023026A3 (en) Method of forming a semiconductor device and structure thereof
WO2006104562A3 (en) Method of forming a semiconductor device having asymmetric dielectric regions and structure thereof
EP1909327A3 (en) Thin film transistor panel and manufacturing method thereof
TW200705668A (en) Thin film transistor substrate and manufacturing method thereof
TW200609633A (en) Organic thin film transistor array panel and manufacturing method thereof
TW200505274A (en) Electro-luminescence device including a thin film transistor and method of fabricating an electro-luminescence device

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 69(19 EPC. ( EPO FORM 1205A DATED 07.04.06).

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 69(1) EPC.

122 Ep: pct application non-entry in european phase